Trench-Gate Transistors and Their Manufacture
First Claim
1. A cellular trench-gate transistor comprising a silicon semiconductor body having an array of transistor cells (TC),the cells being bounded by a pattern of array trenches lined with insulating material within the array, the array trenches extending from an upper surface of the semiconductor body through a channel accommodating body region into an underlying drain drift region,the insulating material in each array trench providing a thin gate dielectric insulating layer on a trench sidewall adjacent the channel accommodating body region and a thick insulating layer on a trench sidewall adjacent the drain drift region,conductive material in each array trench providing a gate electrode on the thin trench sidewall insulating layer and a field plate on the thick trench sidewall insulating layer,wherein an integral first layer of silicon dioxide extends from the upper surface of the semiconductor body over top corners of each array trench,the integral first layer also providing the thin gate dielectric insulating layer and the integral first layer also providing a first part of a stack of materials which constitute the thick trench sidewall insulating layer,a layer of silicon nitride providing a second part of the stack, anda second layer of silicon dioxide providing a third part of the stack.
11 Assignments
0 Petitions
Accused Products
Abstract
A trench-gate transistor (1) has an integral first layer of silicon dioxide (31) which extends from the upper surface (10a) of the semiconductor body (10) over top corners of each cell array trench (20), the integral first layer also providing a thin gate dielectric insulating layer (31A) for a thick gate electrode (41) and the integral first layer also providing a first part (31B) of a stack of materials which constitute a thick trench sidewall insulating layer (31B,32,33) for a thin field plate (42), a layer of silicon nitride (32) providing a second part of the stack and a second layer of silicon dioxide (33) providing a third part of the stack. The integrity of the first silicon dioxide layer (31) over the trench (20) top corners helps to avoid gate (41) source (24) short circuits. In a method of manufacture (FIGS. 2A to 2F) a hardmask (21) used to etch the trenches (20) is removed before providing the silicon dioxide layer (31), which layer (31) is then protected by successive selective etching of the oxide layer (33) and the nitride layer (32) in the upper parts of the trenches (20). After the gate electrodes (41) are provided, layers for the channel accommodating regions (23) and source regions (24) may be formed through the oxide layer (31) on the upper surface (10a).
-
Citations
8 Claims
-
1. A cellular trench-gate transistor comprising a silicon semiconductor body having an array of transistor cells (TC),
the cells being bounded by a pattern of array trenches lined with insulating material within the array, the array trenches extending from an upper surface of the semiconductor body through a channel accommodating body region into an underlying drain drift region, the insulating material in each array trench providing a thin gate dielectric insulating layer on a trench sidewall adjacent the channel accommodating body region and a thick insulating layer on a trench sidewall adjacent the drain drift region, conductive material in each array trench providing a gate electrode on the thin trench sidewall insulating layer and a field plate on the thick trench sidewall insulating layer, wherein an integral first layer of silicon dioxide extends from the upper surface of the semiconductor body over top corners of each array trench, the integral first layer also providing the thin gate dielectric insulating layer and the integral first layer also providing a first part of a stack of materials which constitute the thick trench sidewall insulating layer, a layer of silicon nitride providing a second part of the stack, and a second layer of silicon dioxide providing a third part of the stack.
-
3-6. -6. (canceled)
Specification