INSULATED GATE TYPE SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME
6 Assignments
0 Petitions
Accused Products
Abstract
In an insulated-gate type semiconductor device in which a gate-purpose conductive layer is embedded into a trench which is formed in a semiconductor substrate, and a source-purpose conductive layer is provided on a major surface of the semiconductor substrate, a portion of a gate pillar which is constituted by both the gate-purpose conductive layer and a cap insulating film for capping an upper surface of the gate-purpose conductive layer is projected from the major surface of the semiconductor substrate; a side wall spacer is provided on a side wall of the projected portion of the gate pillar; and the source-purpose conductive layer is connected to a contact region of the major surface of the semiconductor substrate, which is defined by the side wall spacer.
16 Citations
28 Claims
-
1-20. -20. (canceled)
-
21. A method of manufacturing a semiconductor device including a trench-gate type MISFET, comprising the steps of:
-
(a) providing a semiconductor substrate having a first semiconductor layer on a front surface thereof, the first semiconductor layer having a major surface, the semiconductor substrate having a back surface opposite to the front surface, and the semiconductor substrate and semiconductor layer having a first conduction type; (b) forming a first insulating film over the major surface of the first semiconductor layer; (c) forming trenches in the first insulating film and the first semiconductor layer; (d) forming a gate insulating film of the MISFET on an inner wall of each trench; (e) forming a conductive film over the first insulating film and on each gate insulating film; (f) etching the conductive film selectively to form a gate conductive layer of the MISFET on each gate insulating film; (g) after the step (f), removing the first insulating film over the major surface of the first semiconductor layer so that a top surface of each gate conductive layer is protruded from the major surface of the first semiconductor layer; (h) forming a base region of the MISFET in each area between adjacent trenches, the base region having a second conduction type opposite to the first conduction type; (i) forming a source region of the MISFET having the first conduction type on each base region; (j) forming a second insulating film over the gate conductive layers and the major surface of the first semiconductor layer; (k) etching the second insulating film selectively to form side wall spacers on side surfaces of each gate conductive layer, the side surfaces being protruded from the major surface of the first semiconductor layer; (l) after the step (k), etching each area of the major surface of the first semiconductor layer between adjacent trenches to form a respective contact hole, with a corresponding base region and a side surface of a corresponding source region being exposed from the contact hole; (m) after the step (l), etching each of the side wall spacers selectively so that a top surface of each source region is exposed; (n) after the step (m), forming a source conductive layer in each contact hole, the source conductive layer being electrically connected to the corresponding source region and the corresponding base region, and the source conductive layer being contacted with the top and side surfaces of each of the source regions; and (o) forming a drain electrode on the back surface of the semiconductor substrate, the drain electrode being electrically connected to the semiconductor substrate and first semiconductor layer. - View Dependent Claims (22, 23, 24, 25, 26, 27, 28)
-
Specification