PROGRESSIVE MEMORY INITIALIZATION WITH WAITPOINTS
First Claim
1. A method comprising:
- initializing a counter value of a hardware counter in response to an initialization stimulus;
iteratively adjusting the counter value and storing an initialization value to a memory location of a memory array using a memory address based on the counter value; and
generating an interrupt request based on a comparison of the counter value to a waitpoint value concurrent with iteratively adjusting the counter value and storing the initialization value.
31 Assignments
0 Petitions
Accused Products
Abstract
A method includes initializing a counter value of a hardware counter. The method further includes iteratively adjusting the counter value and storing an initialization value to a memory location using a memory address based on the counter value. The method also includes generating an interrupt request based on a comparison of the counter value to a waitpoint value concurrent with iteratively adjusting and storing. A memory device includes a memory array and an initialization module. The initialization module includes a counter, a register to store a waitpoint value, write logic configured to write an initialization value to a memory location of the memory array associated with a memory address that is based on a counter value of the counter, and interrupt logic configured to generate an interrupt request based on a comparison of the counter value of the counter to the waitpoint value.
119 Citations
20 Claims
-
1. A method comprising:
-
initializing a counter value of a hardware counter in response to an initialization stimulus; iteratively adjusting the counter value and storing an initialization value to a memory location of a memory array using a memory address based on the counter value; and generating an interrupt request based on a comparison of the counter value to a waitpoint value concurrent with iteratively adjusting the counter value and storing the initialization value. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10)
-
-
11. A system comprising:
a memory device comprising; a memory array comprising a plurality of memory locations; an initialization module comprising; a counter; a first register configured to store a first waitpoint value; write logic configured to write an initialization value to a memory location of the memory array associated with a memory address that is based on a counter value of the counter; and interrupt logic configured to generate a first interrupt request based on a comparison of the counter value of the counter to the first waitpoint value. - View Dependent Claims (12, 13, 14, 15, 16, 17, 18, 19)
-
20. In a system comprising a processor, a memory array, a hardware counter, write logic configured to write an initialization value to a memory location of the memory array associated with a memory address based on a counter value of the hardware counter, a register, and interrupt logic configured to generate an interrupt request based on a comparison of the counter value of the hardware counter to a waitpoint value stored in the register, a computer-readable medium embodying a set of executable instructions, the set of executable instructions including at least one executable instruction configured to manipulate the processor to:
-
store a waitpoint value at the register; suspend an execution of the set of executable instructions to wait for an interrupt request from the interrupt logic based on the waitpoint value; and resume the execution of the set of executable instructions in response to the interrupt request from the interrupt logic.
-
Specification