ERROR CORRECTION CODE GENERATION METHOD AND MEMORY CONTROL DEVICE
First Claim
Patent Images
1. An error correction code generation method, comprising:
- storing data of a cache line, on which a store data accompany with a store instruction is to be written, to a register, prior to writing the store data in a cache memory;
writing the store data in the cache memory;
merging the data stored in the register with the store data in the cache memory accompany with the store instruction; and
generating an error correction code for a result of the merger.
1 Assignment
0 Petitions
Accused Products
Abstract
A correct error correction code can be generated even if a RAM error occurs before writing store data in cache memory (RAM) after confirming that cache line data for storage includes no errors. Before writing the store data, cache line data for storage is stored in a register, the store data is written to the cache memory, the stored contents of the register are merged with the store data, and an error correction code is generated for a result of the merger.
19 Citations
8 Claims
-
1. An error correction code generation method, comprising:
storing data of a cache line, on which a store data accompany with a store instruction is to be written, to a register, prior to writing the store data in a cache memory;
writing the store data in the cache memory;merging the data stored in the register with the store data in the cache memory accompany with the store instruction; and generating an error correction code for a result of the merger. - View Dependent Claims (2, 3, 4)
-
5. A cache memory control device, comprising:
-
a buffer storing storage data corresponding to a store instruction; a register storing data of a cache line on which a store data corresponding to a store instruction is to be written, prior to writing the store data in a cache memory; a merge circuit merging the data stored in the register with the store data stored in the cache memory accompany with the store instruction; and an error correction code generation circuit generating an error correction code for a result of the merger. - View Dependent Claims (6, 7, 8)
-
Specification