ISOLATION BUFFERS WITH CONTROLLED EQUAL TIME DELAYS
1 Assignment
0 Petitions
Accused Products
Abstract
A system is provided for controlling the delay in an isolation buffer. Multiple such isolation buffers are used to connect a single signal channel to multiple lines and controlled to provide an equal delay. Isolation buffer delay is controlled to be uniform by varying either power supply voltage or current. A single delay control circuit forming a delay-lock loop supplies the delay control signal to each buffet to assure the uniform delay. Since controlling delay can also vary the output voltage of each isolation buffer, in one embodiment buffers are made from two series inverters: one with a variable delay, and the second without a variable delay providing a fixed output voltage swing. To reduce circuitry needed, in one embodiment an isolation buffer with a variable power supply is provided in a channel prior to a branch, while buffers having a fixed delay are provided in each branch. A wafer test system can be configured using the isolation buffers having equal delays to enable concurrently connecting one tester channel to multiple wafer test probes.
-
Citations
23 Claims
-
1-13. -13. (canceled)
-
14. A test system comprising:
-
a tester having test channels for transmitting and receiving test signals for testing devices on a wafer; isolation buffers having inputs connected in common to one of the tester channels, each one of the isolation buffers further having an output; and probes each configured to contact one of the devices on the wafer, and each of the probes further having a terminal connected to the output of one of the isolation buffers. - View Dependent Claims (15, 16, 17, 18)
-
-
19. (canceled)
-
20. A method of testing integrated circuits on a wafer comprising:
-
supplying test data signals from a tester to be distributed from a tester channel to one of a plurality of probes configured to connect to test pads on an integrated circuit (IC); and distributing the channel through isolation buffers to multiple branches, each branch being connected to one of the plurality of probes; and controlling delay through the isolation buffers so that each isolation buffer provides substantially the same delay. - View Dependent Claims (21, 22, 23)
-
Specification