×

Method and apparatus for universal program controlled bus architecture

  • US 20080191739A1
  • Filed: 04/15/2008
  • Published: 08/14/2008
  • Est. Priority Date: 09/04/1996
  • Status: Abandoned Application
First Claim
Patent Images

1. An integrated circuit, comprising:

  • a programmable logic array comprising;

    a plurality of logic cells; and

    programmable interconnections to receive digital input signals and to perform logical functions to transmit digital output signals;

    a megacell comprising a plurality of functional blocks receiving digital inputs and transmitting digital outputs, wherein the megacell does not exclusively perform a memory function; and

    a programmable interconnections subsystem to provide communication between the programmable logic array and the megacell.

View all claims
  • 0 Assignments
Timeline View
Assignment View
    ×
    ×