Sensing FET integrated with a high-voltage vertical transistor
First Claim
1. A semiconductor device comprising:
- a main vertical transistor, which comprises;
a substrate of a first conductivity type;
a pillar of semiconductor material disposed above the substrate, the pillar having a width and a length that extends in a first lateral direction, a first source region comprising one or more regions of the first conductivity type disposed at or near a top surface of the pillar, a body region of a second conductivity type being disposed in the pillar beneath the first source region, an extended drain region of the first conductivity type being disposed in the pillar beneath the body region;
first and second dielectric regions disposed on opposite sides of the pillar, respectively, the first dielectric region being laterally surrounded by the pillar, and the second dielectric region laterally surrounding the pillar;
first and second field plates respectively disposed in the first and second dielectric regions;
first and second gate members respectively disposed in the first and second dielectric regions at or near the top surface of the pillar adjacent the body region, the first and second gate members being separated from the body region by a gate oxide having a first thickness;
a sensing transistor, which comprises;
a second source region of the first conductivity type disposed at or near a top surface of the pillar, the second source region being separated in the first lateral direction from the first source region by an area of the body region that extends to the top surface of the pillar,wherein the sensing transistor is operable to sample a small portion of a current that flows in the main vertical transistor.
1 Assignment
0 Petitions
Accused Products
Abstract
In one embodiment, a semiconductor device includes a main vertical field-effect transistor (FET) and a sensing FET. The main vertical FET and the sense FET are both formed on a pillar of semiconductor material. Both share an extended drain region formed in the pillar above the substrate, and first and second gate members formed in a dielectric on opposite sides of the pillar. The source regions of the main vertical FET and the sensing FET are separated and electrically isolated in a first lateral direction. In operation, the sensing FET samples a small portion of a current that flows in the main vertical FET. It is emphasized that this abstract is provided to comply with the rules requiring an abstract that will allow a searcher or other reader to quickly ascertain the subject matter of the technical disclosure.
-
Citations
22 Claims
-
1. A semiconductor device comprising:
-
a main vertical transistor, which comprises; a substrate of a first conductivity type; a pillar of semiconductor material disposed above the substrate, the pillar having a width and a length that extends in a first lateral direction, a first source region comprising one or more regions of the first conductivity type disposed at or near a top surface of the pillar, a body region of a second conductivity type being disposed in the pillar beneath the first source region, an extended drain region of the first conductivity type being disposed in the pillar beneath the body region; first and second dielectric regions disposed on opposite sides of the pillar, respectively, the first dielectric region being laterally surrounded by the pillar, and the second dielectric region laterally surrounding the pillar; first and second field plates respectively disposed in the first and second dielectric regions; first and second gate members respectively disposed in the first and second dielectric regions at or near the top surface of the pillar adjacent the body region, the first and second gate members being separated from the body region by a gate oxide having a first thickness; a sensing transistor, which comprises; a second source region of the first conductivity type disposed at or near a top surface of the pillar, the second source region being separated in the first lateral direction from the first source region by an area of the body region that extends to the top surface of the pillar, wherein the sensing transistor is operable to sample a small portion of a current that flows in the main vertical transistor. - View Dependent Claims (2, 3, 4, 5, 6, 7)
-
-
8. A semiconductor device comprising:
-
a main vertical field-effect transistor (FET); and a sensing FET, the main vertical FET and the sense FET both being formed on a pillar of semiconductor material formed on a substrate of a first conductivity type, the pillar having a width and a length that extends in a first lateral direction, first and second dielectric regions being disposed on opposite sides of the pillar, first and second gate members being respectively disposed adjacent the pillar in the first and second dielectric regions at or near the top surface of the pillar body region, the main vertical FET and the sense FET both sharing an extended drain region of the first conductivity type formed in the pillar above the substrate, the first and second gate members also being commonly shared by the main vertical FET and the sense FET; the main vertical FET further including; a first body region of a second conductivity type disposed in the pillar above the extended drain region; and a first source region disposed at or near the top surface of the pillar, the source region being vertically separated from the extended drain region by the first body region; the sensing FET further including; a second body region of a second conductivity type disposed in the pillar above the extended drain region; and a second source region disposed at or near the top surface of the pillar, the second source region being vertically separated from the extended drain region by the second body region, the second source region being separated and electrically isolated in the first lateral direction from the first source region, wherein the sensing FET is operable to sample a small portion of a current that flows in the main vertical FET. - View Dependent Claims (9, 10, 11, 12, 13, 14, 15)
-
-
16. A semiconductor device comprising:
-
a plurality of transistor segments arranged in a side-by-side relationship, each transistor segment including; a pillar of semiconductor material formed a racetrack-shaped layout on a substrate of a first conductivity type, the pillar having a length that extends in a first lateral direction and a width, the pillar having a source region disposed at or near a top surface of the pillar, an extended drain region, and a body region of a second conductivity type that vertically separates the source and extended drain regions; first and second dielectric regions disposed on opposite sides of the pillar, respectively, the first dielectric region being laterally surrounded by the pillar, and the second dielectric region laterally surrounding the pillar; first and second gate members respectively disposed in the first and second dielectric regions at or near a top of the pillar adjacent the body region; first and second field plates respectively disposed in the first and second dielectric regions; a source electrode that electrically contacts the source region of a majority of the transistor segments, the source electrode being associated with a main vertical transistor; a sensing electrode that electrically contacts the source region of a minority of the transistor segments, the sensing electrode being associated with a sensing transistor that is operable to sample a small portion of a current that flows in the main vertical transistor; and a drain electrode that electrically contacts a bottom surface of the substrate, the drain electrode and the first and second gate members each being common to the main vertical transistor and the sensing transistor. - View Dependent Claims (17, 18, 19, 20, 21, 22)
-
Specification