SEMICONDUCTOR DEVICE AND METHOD FOR SELECTION AND DE-SELECTION OF MEMORY DEVICES INTERCONNECTED IN SERIES
First Claim
1. A memory device for use in an arrangement of memory devices interconnected in series, the memory device comprising:
- a first input for receiving a command input signal containing a command and an identification number;
a second input for receiving a first strobe signal indicating the start of command; and
logic circuitry configured to;
de-select the memory device in response to the first strobe signal to place the memory device in a de-selected state;
determine whether the identification number of the command matches a device address associated with the memory device; and
in response to a determination result, place the memory device in a selected state.
9 Assignments
0 Petitions
Accused Products
Abstract
A system includes a plurality of memory devices connected in-series that communicate with a memory controller. When a memory device receives a command strobe signal indicating the start of a command having an ID number, the memory device is placed in a de-selected state and the ID number is compared to the memory device'"'"'s device address. Delayed versions of the command strobe signal and the command are forwarded while the memory device is in the de-selected state. If the ID number matches the device address with reference to the ID number, the memory device is placed in a selected state. In the selected state, the memory device may refrain from forwarding the delayed versions of the command strobe signal and the command, such that if there is a match, a truncated part of the command is forwarded before the memory device is placed in the selected state.
117 Citations
25 Claims
-
1. A memory device for use in an arrangement of memory devices interconnected in series, the memory device comprising:
-
a first input for receiving a command input signal containing a command and an identification number; a second input for receiving a first strobe signal indicating the start of command; and logic circuitry configured to; de-select the memory device in response to the first strobe signal to place the memory device in a de-selected state; determine whether the identification number of the command matches a device address associated with the memory device; and in response to a determination result, place the memory device in a selected state. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17)
-
-
18. A system comprising:
-
a memory controller; and a plurality of memory devices interconnected in series, each of the devices including; a first input for receiving a command input signal containing a command and an identification number; a second input for receiving a first strobe signal indicating the start of command; and logic circuitry configured to; de-select the memory device in response to the first strobe signal to place the memory device in a de-selected state; determine whether the identification number of the command matches a device address associated with the memory device; and in response to a determination result, place the memory device in a selected state.
-
-
19. A method in a memory device in an arrangement of memory devices interconnected in series, the method comprising:
-
receiving a command input signal containing a command; receiving a command strobe signal containing a command strobe indicating the start of command; forwarding the command input signal and the command strobe signal with delays while the memory device is in a de-selected state; de-selecting the memory device when the command strobe signal is received at the start of the command to place the memory device in the de-selected state; determining whether an identification number of the command matches a device address associated with the memory device; and placing the memory device in a selected state if the identification number of the command matches the device address associated with the memory device.
-
-
20. The method of claim 20 further comprising:
refraining from forwarding the command input signal and the command strobe signal with delays while the memory device is in the selected state. - View Dependent Claims (21, 22, 23, 24, 25)
Specification