Please download the dossier by clicking on the dossier button x
×

Fibre channel arbitrated loop bufferless switch circuitry to increase bandwidth without significant increase in cost

  • US 20080205421A1
  • Filed: 04/30/2008
  • Published: 08/28/2008
  • Est. Priority Date: 11/19/1998
  • Status: Active Grant
First Claim
Patent Images

1. A process for establishing one or more concurrent data transfers between different pairs of nodes comprising the steps:

  • for each desired data transfer, sending to a switch from a source node a request to start a loop tenancy with a destination node, said request being in the form of a Fibre Channel Arbitrated Loop (hereafter FCAL) primitive and including a tag which identifies the destination node with which data is to be exchanged;

    receiving said request and tag in a switching circuit coupled to the FCAL upon which said source node is resident and using said tag to determine from a table of nodes resident on said FCAL upon which said source node is resident if said destination node is resident thereon;

    if said destination node is not resident on said FCAL upon which said source node is resident, using a control channel on a multiplexed bus having data transfer channels and control channels to circulate said request and tag to other switching circuits coupled each of said other FCALs;

    in each said other switching circuit, using said tag to determine from a table of nodes resident on said FCAL to which said switching circuit is coupled if said destination node is resident on a local FCAL coupled to said switching circuit to facilitate data transfers between the source node and the destination node.

View all claims
  • 6 Assignments
Timeline View
Assignment View
    ×
    ×