PARTIAL BLOCK ERASE ARCHITECTURE FOR FLASH MEMORY
First Claim
1. A flash memory device comprising:
- a memory array having at least one block of NAND flash memory cell strings arranged in columns, the at least one block having a preset number of flash memory cells being selectively erasable; and
,row circuitry for driving first wordlines corresponding to the preset number of flash memory cells to a first voltage when the substrate is biased to an erase voltage for erasing the preset number of flash memory cells, the row decoders driving second wordlines to a second voltage for inhibiting erasure of the flash memory cells coupled to the second wordlines.
12 Assignments
0 Petitions
Accused Products
Abstract
A method and system for increasing the lifespan of a flash memory device by selectively erasing sub-blocks of a memory block. Each physical memory block of the flash memory device is dividable into at least two logical sub-blocks, where each of the at least two logical sub-blocks is erasable. Therefore, only the data of the logical sub-block is erased and reprogrammed while unmodified data in the other logical sub-block avoids unnecessary program/erase cycles. The logical sub-blocks to be erased are dynamically configurable in size and location within the block. A wear leveling algorithm is used for distributing data throughout the physical and logical sub-blocks of the memory array to maximize the lifespan of the physical blocks during programming and data modification operations.
113 Citations
26 Claims
-
1. A flash memory device comprising:
-
a memory array having at least one block of NAND flash memory cell strings arranged in columns, the at least one block having a preset number of flash memory cells being selectively erasable; and
,row circuitry for driving first wordlines corresponding to the preset number of flash memory cells to a first voltage when the substrate is biased to an erase voltage for erasing the preset number of flash memory cells, the row decoders driving second wordlines to a second voltage for inhibiting erasure of the flash memory cells coupled to the second wordlines. - View Dependent Claims (2, 3, 4, 5, 6)
-
-
7. A method for erasing a sub-block of a memory block, the memory block having a NAND memory cell string coupled to a first wordline, a last wordline, and intermediate wordlines between the first wordline and the last wordline, comprising
issuing a first input address command with a first address; -
issuing a second input address command with a second address; issuing a partial erase command; and
,erasing the sub-block having a set of wordlines bound by wordlines corresponding to the first address and the second address. - View Dependent Claims (8, 9, 10, 11, 12, 13, 14, 15, 16, 17)
-
-
18. A method for wear leveling control when modifying data in a sub-block of a memory block, comprising:
-
programming modified data to an empty sub-block of a new memory block; erasing the sub-block of the memory block. - View Dependent Claims (19, 20, 21, 22, 23, 24, 25, 26)
-
Specification