FLASH MEMORY SYSTEM FOR IMPROVING READ PERFORMANCE AND READ METHOD THEREOF
First Claim
Patent Images
1. A method of transmitting data from a flash memory device to a host, the method comprising:
- detecting whether the data includes an error or not;
performing an error correction operation for correcting the data having the error when the error is detected to exist in the data; and
sequentially storing the data having the error and a plurality of subsequent read data without outputting,wherein the storing of the data is performed, during the performing of the error correction operation.
1 Assignment
0 Petitions
Accused Products
Abstract
A method of transmitting data from a flash memory device to a host includes: detecting whether the data includes an error or not; performing an error correction operation for correcting the data having the error when the error exists in the data; and sequentially storing the data having the error and a plurality of subsequent read data without outputting. The storing of the data is performed during the performing of the error correction operation.
77 Citations
28 Claims
-
1. A method of transmitting data from a flash memory device to a host, the method comprising:
-
detecting whether the data includes an error or not; performing an error correction operation for correcting the data having the error when the error is detected to exist in the data; and sequentially storing the data having the error and a plurality of subsequent read data without outputting, wherein the storing of the data is performed, during the performing of the error correction operation. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
-
-
9. A memory system comprising:
-
a flash memory device; and a memory controller receiving read data from the flash memory device to detect whether the read data includes an error or not during a read operation, wherein the memory controller stores the read data having the error and a plurality of subsequent read data therein during an error correction time therefor when the read data includes the error; and
whereinthe memory controller removes the error in the read data by using an error vector generated during the error correction time. - View Dependent Claims (10, 11, 12, 13, 14, 15, 16)
-
-
17. A memory system comprising:
-
a flash memory device; an error correction block detecting an error in read data of the flash memory device, and generating an error vector to correct the error in the read data; a buffer selecting one of a first buffering mode and a second buffering mode, the first buffering mode receiving and outputting the read data simultaneously, the second buffering mode storing the read data by using a FIFO method without outputting; and a control unit controlling the buffer to store the read data according to one of the first buffering mode and the second buffering mode in response to an error detection result from the error correction block during a read operation. - View Dependent Claims (18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28)
-
Specification