SEMICONDUCTOR ASSEMBLIES, STACKED SEMICONDUCTOR DEVICES, AND METHODS OF MANUFACTURING SEMICONDUCTOR ASSEMBLIES AND STACKED SEMICONDUCTOR DEVICES
First Claim
1. A method of manufacturing stacked semiconductor assemblies, comprising:
- mounting a semiconductor wafer to a temporary carrier wherein the wafer has a plurality of first dies arranged in a die pattern on the wafer;
thinning the wafer;
attaching a plurality of singulated second dies to corresponding first dies, wherein the second dies are arranged in the die pattern and spaced apart from each other by gaps;
disposing an encapsulating material in the gaps between the second dies; and
thinning the second dies after attaching the second dies to the first dies.
8 Assignments
0 Petitions
Accused Products
Abstract
Stacked semiconductor devices, semiconductor assemblies, methods of manufacturing stacked semiconductor devices, and methods of manufacturing semiconductor assemblies. One embodiment of a semiconductor assembly comprises a thinned semiconductor wafer having an active side releaseably attached to a temporary carrier, a back side, and a plurality of first dies at the active side. The individual first dies have an integrated circuit, first through die interconnects electrically connected to the integrated circuit, and interconnect contacts exposed at the back side of the wafer. The assembly further includes a plurality of separate second dies attached to corresponding first dies on a front side, wherein the individual second dies have integrated circuits, through die interconnects electrically connected to the integrated circuits and contact points at a back side, and wherein the individual second dies have a thickness of approximately less than 100 microns.
-
Citations
30 Claims
-
1. A method of manufacturing stacked semiconductor assemblies, comprising:
-
mounting a semiconductor wafer to a temporary carrier wherein the wafer has a plurality of first dies arranged in a die pattern on the wafer; thinning the wafer; attaching a plurality of singulated second dies to corresponding first dies, wherein the second dies are arranged in the die pattern and spaced apart from each other by gaps; disposing an encapsulating material in the gaps between the second dies; and thinning the second dies after attaching the second dies to the first dies. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
-
10. A method of manufacturing semiconductor workpieces, comprising:
-
reducing an initial thickness of a semiconductor wafer between a front side of the wafer and a back side of the wafer, wherein the wafer has a plurality of first dies and first interconnects; mounting a plurality of separated second dies to corresponding first dies in a stacked configuration to form a plurality of stacked microelectronic devices, wherein individual second dies have second interconnects connected to terminals on a first side of the second die and extending to an intermediate level such that the second interconnects are not exposed on a second side of the second die opposite the first side; at least partially encapsulating the stacked devices; and thinning the second dies and exposing the second interconnects on the second side after at least partially encapsulating the stacked devices. - View Dependent Claims (11, 12, 13, 14, 15)
-
-
16. A method of manufacturing semiconductor assemblies, the method comprising:
-
forming first and second semiconductor wafers having front sides and back sides opposite the front sides and an array of dies at the front sides arranged in a die pattern, the individual dies including an integrated circuit and a terminal electrically coupled to the integrated circuit; forming a plurality of interconnects in electrical contact with the die terminals on the first and second wafers; attaching a carrier substrate to the front side of the first wafer; processing the back side of the first wafer to form a thinned base wafer with exposed interconnect studs; dividing the second wafer to form singulated second dies; populating the first dies with singulated second dies to form an array of stacked semiconductor devices in the die pattern, wherein the terminals on the front side of the second dies are electrically coupled with the corresponding interconnect studs of the first dies; at least partially encapsulating the stacked devices; and grinding the back side of the second dies after encapsulating the stacked devices. - View Dependent Claims (17)
-
-
18. A semiconductor assembly, comprising:
-
a thinned semiconductor wafer having an active side, a back side opposite the active side, and a plurality of first dies arranged in a die pattern at the active side, wherein individual first dies have an integrated circuit and first through die interconnects electrically connected to the integrated circuit, and wherein the first through die interconnects have interconnect contacts exposed at the back side of the wafer; and a plurality of separate second dies spaced apart from each other and arranged in the die pattern relative to the thinned semiconductor wafer, individual second dies having a second active side, a second back side, a second integrated circuit, and a second terminal electrically coupled to the second integrated circuit on the second active side, wherein the individual second dies have a thickness of approximately less than 150 microns. - View Dependent Claims (19, 20, 21, 22, 23)
-
-
24. An intermediate stacked semiconductor assembly, comprising:
-
a thinned semiconductor wafer having an active side, a plurality of first dies arranged in a die pattern, and first through die interconnects extending from the active side to a back side of the wafer; a plurality of singulated second dies mounted to corresponding first dies, wherein the individual second dies are spaced apart from each other by gaps, and wherein the second dies have a first side, a second side spaced apart from the first side by a handling thickness, and a second interconnect extending from the first side to an intermediate depth in the second die such that the second interconnects are not exposed on the second side of the second dies; and an encapsulant in the gaps. - View Dependent Claims (25, 26)
-
-
27. A semiconductor assembly, comprising:
-
a wafer including a plurality of known good first dies and a plurality of known bad first dies; a plurality of separated known good second dies attached to corresponding known good first dies, and a plurality of separated known bad second dies attached to corresponding known bad first dies, wherein the second dies are spaced apart from each other by gaps; and an encapsulant material in the gaps. - View Dependent Claims (28, 29, 30)
-
Specification