SEMICONDUCTOR MEMORY DEVICE, AND METHOD OF CONTROLLING THE SAME
4 Assignments
0 Petitions
Accused Products
Abstract
An internal voltage generator when activated, generates an internal voltage to be supplied to an internal circuit. Operating the internal voltage generator consumes a predetermined amount of the power. In response to a control signal from the exterior, an entry circuit inactivates the internal voltage generator. When the internal voltage generator is inactivated, the internal voltage is not generated, thereby reducing the power consumption. By the control signal from the exterior, therefore, a chip can easily enter a low power consumption mode. The internal voltage generator is exemplified by a booster for generating the boost voltage of a word line connected with memory cells, a substrate voltage generator for generating a substrate voltage, or a precharging voltage generator for generating the precharging voltage of bit lines to be connected with the memory cells.
-
Citations
59 Claims
-
1-6. -6. (canceled)
-
7. A semiconductor device comprising:
-
a memory core that includes a sense amplifier which receives an internal voltage from an internal power supply line and a dynamic memory cell; a command decoder that receives a plurality of control signals and generates an internal command signal; and an internal voltage generator that generates the internal voltage based on an external voltage and supplies the internal voltage to the internal power supply line; wherein the internal voltage generator stops supplying the internal voltage to the internal power supply line in a low power consumption mode where a refresh operation is prohibited.
-
-
17. A semiconductor device comprising:
-
a memory core that includes a sense amplifier which receives an internal voltage from a internal power supply line and a dynamic memory cell; a command decoder that receives a plurality of control signals and generates an internal command signal; an internal voltage generator that generates the internal voltage based on an external voltage and supplies the internal voltage to the internal power supply line; and a low power entry circuit that receives at least one of the plurality of control signals and generates a low power signal indicating a low power consumption mode where a refresh operation is prohibited, wherein the internal voltage generator stops supplying the internal voltage to the internal power supply line in response to the low power signal.
-
-
27. A semiconductor device comprising:
-
a memory core that includes a sense amplifier which receives an internal voltage from an internal power supply line and a dynamic memory cell; and an internal voltage generator that generates the internal voltage based on an external voltage and supplies the internal voltage to the internal power supply line; wherein the internal voltage generator stops supplying the internal voltage to the internal power supply line in a low power consumption mode where a refresh operation is prohibited.
-
-
37. A semiconductor device comprising:
-
a memory core that includes a sense amplifier which received an internal voltage from an internal power supply line and a dynamic memory cell; a command decoder that received a plurality of control signals and generates an internal command signal; and an internal voltage generator that generates the internal voltage based on an external voltage and supplies the internal voltage to the internal power supply line; wherein the internal voltage generator is inactivated in a low power consumption mode where a refresh operation is prohibited.
-
-
48. A semiconductor device comprising:
-
a memory core that includes a sense amplifier which receives an internal voltage from an internal power supply line and a dynamic memory cell; a command decoder that receives a plurality of control signals and generates an internal command signal; and an internal voltage generator that includes a plurality of generator circuits and generates the internal voltage based on an external voltage and supplies the internal voltage to the internal power supply line; wherein at least one of generator circuits is inactivated in a low power consumption mode where a refresh operation is prohibited.
-
-
59. A semiconductor device comprising:
-
a memory core that operates with a first internal voltage in an operation mode and includes a sense amplifier which receives an internal voltage form an internal power supply line and a dynamic memory cell; and a command decoder that received a plurality of control signals and generates an internal command signal, wherein the sense amplifier includes pair transistors, sources of which are coupled to the internal power supply line, wherein the internal power supply line is supplied a second internal voltage, which is lower than the first internal voltage, in a low power consumption mode where a refresh operation is prohibited.
-
Specification