DESIGN METHOD AND DESIGN APPARATUS FOR SEMICONDUCTOR INTEGRATED CIRCUIT
First Claim
Patent Images
1. A design method for a semiconductor integrated circuit comprising:
- a first weight determination step of first receiving timing information and connection information (hereinafter referred to as a net listing), and of then performing a weighting calculation process during which a movement range for a cell becomes smaller as the weighting for the cell becomes greater, while weighting is significantly enhanced for a cell for which the timing margin is small; and
a cell placement step of placing a cell in accordance with weighting results obtained at the first weight determination step.
2 Assignments
0 Petitions
Accused Products
Abstract
According to the present invention, timing information, connection information and physical information are received, and at the weighting determination step, the degree to which a cell can move is weighted. Then, at the movement range determination step, the movement enabled range of the cell is determined, and whether or not a cell placement area is available is decided. When it is decided that a cell placement area is available, the processing advances either to the cell movement area extension step or to the cell placement area acquisition step. Thereafter, an automatic, optimal placement process is performed for the cell.
-
Citations
22 Claims
-
1. A design method for a semiconductor integrated circuit comprising:
-
a first weight determination step of first receiving timing information and connection information (hereinafter referred to as a net listing), and of then performing a weighting calculation process during which a movement range for a cell becomes smaller as the weighting for the cell becomes greater, while weighting is significantly enhanced for a cell for which the timing margin is small; and a cell placement step of placing a cell in accordance with weighting results obtained at the first weight determination step. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11)
-
-
12. A design apparatus for a semiconductor integrated circuit comprising:
-
a first weight determination unit for first receiving timing information and connection information, and for then performing a weighting calculation process during which a movement range for a cell becomes smaller as the weighting for the cell becomes greater, while weighting is significantly enhanced for a cell for which the timing margin is small; and a cell placement unit for placing a cell in accordance with weighting results obtained by the first weight determination unit. - View Dependent Claims (13, 14, 15, 16, 17, 18, 19, 20, 21, 22)
-
Specification