PROGRAMMING SCHEMES FOR MULTI-LEVEL ANALOG MEMORY CELLS
First Claim
1. A method for data storage, comprising:
- storing first data bits in a set of multi-bit analog memory cells at a first time by programming the memory cells to assume respective first programming levels;
storing second data bits in the set of memory cells at a second time that is later than the first time by programming the memory cells to assume respective second programming levels that depend on the first programming levels and on the second data bits; and
selecting a storage strategy responsively to a difference between the first and second times, wherein the storage strategy is applied to at least one group of the data bits, selected from among the first data bits and the second data bits.
2 Assignments
0 Petitions
Accused Products
Abstract
A method for data storage includes storing first data bits in a set of multi-bit analog memory cells at a first time by programming the memory cells to assume respective first programming levels. Second data bits are stored in the set of memory cells at a second time that is later than the first time by programming the memory cells to assume respective second programming levels that depend on the first programming levels and on the second data bits. A storage strategy is selected responsively to a difference between the first and second times. The storage strategy is applied to at least one group of the data bits, selected from among the first data bits and the second data bits.
382 Citations
49 Claims
-
1. A method for data storage, comprising:
-
storing first data bits in a set of multi-bit analog memory cells at a first time by programming the memory cells to assume respective first programming levels; storing second data bits in the set of memory cells at a second time that is later than the first time by programming the memory cells to assume respective second programming levels that depend on the first programming levels and on the second data bits; and selecting a storage strategy responsively to a difference between the first and second times, wherein the storage strategy is applied to at least one group of the data bits, selected from among the first data bits and the second data bits. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17)
-
-
18. A method for data storage, comprising:
-
storing first data bits in a memory device, which comprises a first set of multi-bit analog memory cells and a second set of digital memory cells, by programming the analog memory cells to assume respective first programming levels; caching the first data bits in the digital memory cells; accepting second data bits for storage in the first set of analog memory cells; processing the accepted second data bits and the cached first data bits so as to compute respective second programming levels for the analog memory cells; and storing the second data bits in the first set of analog memory cells by programming the analog memory cells to assume the respective second programming levels. - View Dependent Claims (19, 20, 21, 22)
-
-
23. Apparatus for data storage, comprising:
-
programming circuitry, which is coupled to store first data bits in a set of multi-bit analog memory cells at a first time by programming the memory cells to assume respective first programming levels, and to store second data bits in the set of memory cells at a second time that is later than the first time by programming the memory cells to assume respective second programming levels that depend on the first programming levels and on the second data bits; and a processor, which is configured to select a storage strategy responsively to a difference between the first and second times, wherein the storage strategy is applied to at least one group of the data bits, selected from among the first data bits and the second data bits. - View Dependent Claims (24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39)
-
-
40. A memory device, comprising:
-
a first set of multi-bit analog memory cells; a second set of digital memory cells; and control circuitry, which is coupled to store first data bits in the first set of analog memory cells by programming the analog memory cells to assume respective first programming levels, to cache the first data bits in the digital memory cells, to accept second data bits for storage in the first set of analog memory cells, to process the accepted second data bits and the cached first data bits so as to compute respective second programming levels for the analog memory cells, and to store the second data bits in the first set of analog memory cells by programming the analog memory cells to assume the respective second programming levels. - View Dependent Claims (41, 42, 43, 44, 45, 46, 47, 48)
-
-
49. Apparatus for data storage, comprising:
-
a memory comprising a set of multi-bit analog memory cells; programming circuitry, which is coupled to store first data bits in the set of multi-bit analog memory cells at a first time by programming the memory cells to assume respective first programming levels, and to store second data bits in the set of memory cells at a second time that is later than the first time by programming the memory cells to assume respective second programming levels that depend on the first programming levels and on the second data bits; and a processor, which is configured to select a storage strategy responsively to a difference between the first and second times, wherein the storage strategy is applied to at least one group of the data bits, selected from among the first data bits and the second data bits.
-
Specification