×

Method and Apparatus for Detecting Clock Gating Opportunities in a Pipelined Electronic Circuit Design

  • US 20090055668A1
  • Filed: 08/21/2007
  • Published: 02/26/2009
  • Est. Priority Date: 08/21/2007
  • Status: Active Grant
First Claim
Patent Images

1. A method of power conservation in a pipeline electronic device, comprising:

  • providing the pipeline electronic device with a plurality of pipeline stages including first and second pipeline stages that each include logic elements that may be clock-gated, each pipeline stage supplying information to a downstream pipeline stage;

    simulating operation of the pipeline electronic device to determine simulation results that specify selected logic elements that may be clock-gated under predetermined conditions; and

    clock-gating the selected logic elements of the pipeline electronic device based on the simulation results to achieve power conservation.

View all claims
  • 3 Assignments
Timeline View
Assignment View
    ×
    ×