Method and Apparatus for Detecting Clock Gating Opportunities in a Pipelined Electronic Circuit Design
First Claim
Patent Images
1. A method of power conservation in a pipeline electronic device, comprising:
- providing the pipeline electronic device with a plurality of pipeline stages including first and second pipeline stages that each include logic elements that may be clock-gated, each pipeline stage supplying information to a downstream pipeline stage;
simulating operation of the pipeline electronic device to determine simulation results that specify selected logic elements that may be clock-gated under predetermined conditions; and
clock-gating the selected logic elements of the pipeline electronic device based on the simulation results to achieve power conservation.
3 Assignments
0 Petitions
Accused Products
Abstract
A pipeline electronic circuit and design methodology enables power conservation in the stages of the pipeline via a simulation that identifies clock-gating opportunities among the stages of the pipeline. In one embodiment, simulation results assist a designer in the design of the pipeline electronic circuit to achieve power conservation by incorporating clock-gating circuitry among the stages of the pipeline at clock gating opportunity locations that the simulation identifies.
-
Citations
20 Claims
-
1. A method of power conservation in a pipeline electronic device, comprising:
-
providing the pipeline electronic device with a plurality of pipeline stages including first and second pipeline stages that each include logic elements that may be clock-gated, each pipeline stage supplying information to a downstream pipeline stage; simulating operation of the pipeline electronic device to determine simulation results that specify selected logic elements that may be clock-gated under predetermined conditions; and clock-gating the selected logic elements of the pipeline electronic device based on the simulation results to achieve power conservation. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
-
-
9. A method of designing a pipeline electronic device comprising:
-
designing an first pipeline electronic device including a plurality of pipeline stages including first and second pipeline stages that each include logic elements that may be clock-gated, each pipeline stage supplying information to a downstream pipeline stage; simulating operation of the first pipeline electronic device to determine simulation results that specify selected logic elements that may be clock-gated under predetermined conditions; and modifying the first pipeline electronic device to form a second pipeline electronic device that clock-gates the selected logic elements based on the simulation results to achieve power conservation. - View Dependent Claims (10, 11, 12, 13, 14, 15, 16)
-
-
17. An information handling system (IHS), comprising:
-
a memory, a pipeline electronic processor device, coupled to the memory, the pipeline electronic processor device including; a plurality of pipeline stages including first and second pipeline stages that each include logic elements that may be clock-gated, each pipeline stage supplying information to a downstream pipeline stage, wherein selected logic elements are clock-gated based on a simulation of the pipeline electronic processor device that specifies the selected logic elements that may be clock-gated under predetermined conditions to achieve power conservation. - View Dependent Claims (18, 19, 20)
-
Specification