×

BUS CONTROLLER

  • US 20090063734A1
  • Filed: 02/27/2006
  • Published: 03/05/2009
  • Est. Priority Date: 03/14/2005
  • Status: Abandoned Application
First Claim
Patent Images

1. A bus controller that controls a bus between a processor and a memory, said bus controller comprising:

  • a buffer unit operable to temporarily hold data to be stored from the processor into the memory, on a first-in first-out basis;

    a reception unit operable to receive a trigger signal that causes said buffer unit to be partially flushed;

    a pointer holding unit operable to hold a pointer which indicates end data held by said buffer unit at a time when the trigger signal is received;

    a writing unit operable to write, in accordance with the trigger signal, a portion of the data held by said buffer unit into the memory so as to partially flush said buffer unit, the portion ranging from start data through data which is indicated by the pointer among the data held by said buffer unit; and

    a wait generating unit operable to generate a wait signal for a specific access instruction to be executed by the processor, until said writing unit completes the partial flush.

View all claims
  • 2 Assignments
Timeline View
Assignment View
    ×
    ×