System for Data Processing Using a Multi-Tiered Full-Graph Interconnect Architecture
First Claim
1. A data processing system, comprising:
- a plurality of processors coupled to one another to create a plurality of processor books;
the plurality of processor books coupled together to create a plurality of supernodes; and
the plurality of supernodes coupled together, wherein data is transmitted from one processor to another based on an addressing scheme specifying at least a supernode and a processor book associated with a target processor to which the data is to be transmitted.
2 Assignments
0 Petitions
Accused Products
Abstract
A system is provided for implementing a multi-tiered full-graph interconnect architecture. In order to implement a multi-tiered full-graph interconnect architecture, a plurality of processors are coupled to one another to create a plurality of processor books. The plurality of processor books are coupled together to create a plurality of supernodes. Then, the plurality of supernodes are coupled together to create the multi-tiered full-graph interconnect architecture. Data is then transmitted from one processor to another within the multi-tiered full-graph interconnect architecture based on an addressing scheme that specifies at least a supernode and a processor book associated with a target processor to which the data is to be transmitted.
122 Citations
26 Claims
-
1. A data processing system, comprising:
-
a plurality of processors coupled to one another to create a plurality of processor books; the plurality of processor books coupled together to create a plurality of supernodes; and the plurality of supernodes coupled together, wherein data is transmitted from one processor to another based on an addressing scheme specifying at least a supernode and a processor book associated with a target processor to which the data is to be transmitted. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26)
-
Specification