Chemical removal of oxide layer from chip pads
First Claim
Patent Images
1. A method of removing oxide from integrated circuit bond pads, comprising:
- providing a wafer having a topside passivation layer formed over a pad layer, the topside passivation layer having pad openings formed therein;
forming a patterned photoresist layer over the topside passivation layer such that at least portions of the pads are exposed;
disposing the wafer in a processing chamber and introduce a fluorine-containing gas;
introducing a solvent into the processing chamber; and
exhausting the processing chamber.
4 Assignments
0 Petitions
Accused Products
Abstract
Methods are provided for removing an oxide layer from a metal pad on an integrated circuit in order to reduce contact resistance. In one embodiment, aluminum oxide, on the surface of a bond pad substantially comprised of aluminum, is reacted with a first chemical agent to form an inorganic salt, and the inorganic salt is then reacted with a second chemical agent leaving a substantially bare, that is, unoxidized, aluminum surface.
29 Citations
7 Claims
-
1. A method of removing oxide from integrated circuit bond pads, comprising:
-
providing a wafer having a topside passivation layer formed over a pad layer, the topside passivation layer having pad openings formed therein; forming a patterned photoresist layer over the topside passivation layer such that at least portions of the pads are exposed; disposing the wafer in a processing chamber and introduce a fluorine-containing gas; introducing a solvent into the processing chamber; and exhausting the processing chamber. - View Dependent Claims (2, 3, 4, 5)
-
-
6. A method of removing oxide from integrated circuit bond pads, comprising:
-
providing a wafer having at least one pad thereon, and having a topside passivation layer thereon, the topside passivation layer patterned such that at least a first portion of the at least one pad is covered by the topside passivation layer and at least a second portion of the at least one pad is not covered by the topside passivation layer; exposing the wafer to gaseous HF; exposing the wafer to a solvent; exposing the wafer to an inert gas; and maintaining the wafer in an inert gas environment. - View Dependent Claims (7)
-
Specification