MULTI-CHIP MEMORY DEVICE WITH STACKED MEMORY CHIPS, METHOD OF STACKING MEMORY CHIPS, AND METHOD OF CONTROLLING OPERATION OF MULTI-CHIP PACKAGE MEMORY
First Claim
Patent Images
1. A multi-chip memory device comprising:
- a transfer memory chip communicating input/output signals;
a stacked plurality of memory chips disposed on the transfer memory chip, wherein each one of the stacked plurality of memory chips comprises a memory array having a designated bank; and
a signal path extending upward from the transfer memory chip through the stacked plurality of memory chips to communicate at least one of the input/output signals to each bank of each memory chip in the stacked plurality of memory chips;
wherein respective banks of each memory chip in the stacked plurality of memory chips are commonly addressed to provide read data during a read operation and receive write data during a write operation, and vertically aligned within the stacked plurality of memory chips.
1 Assignment
0 Petitions
Accused Products
Abstract
A multi-chip memory device includes a transfer memory chip communicating input/output signals, a stacked plurality of memory chips each including a memory array having a designated bank, and a signal path extending upward from the transfer memory chip through the stack of memory chips to communicate input/output signals, wherein each bank of each memory chip in the stacked plurality of memory chips is commonly addressed to provide read data during a read operation and receive write data during a write operation, and vertically aligned within the stacked plurality of memory chips.
115 Citations
22 Claims
-
1. A multi-chip memory device comprising:
-
a transfer memory chip communicating input/output signals; a stacked plurality of memory chips disposed on the transfer memory chip, wherein each one of the stacked plurality of memory chips comprises a memory array having a designated bank; and a signal path extending upward from the transfer memory chip through the stacked plurality of memory chips to communicate at least one of the input/output signals to each bank of each memory chip in the stacked plurality of memory chips; wherein respective banks of each memory chip in the stacked plurality of memory chips are commonly addressed to provide read data during a read operation and receive write data during a write operation, and vertically aligned within the stacked plurality of memory chips. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14)
-
-
15. A multi-chip memory device comprising:
-
a transfer memory chip communicating input/output signals; a stacked plurality of N memory chips disposed on the transfer memory chip, wherein each one of the N memory chips comprises a memory array having a plurality of M designated banks; and M signal paths respectively extending upward from the transfer memory chip through the stacked plurality of N memory chips to communicate input/output signals to respective, commonly addressed and vertically aligned banks in each one of the N memory chips to provide read data during a read operation and receive write data during a write operation. - View Dependent Claims (16, 17)
-
-
18. A method of fabricating a multi-chip memory device, comprising:
-
stacking a plurality of N memory chips on a transfer memory chip, wherein each one of the N memory chips comprises a memory array having a plurality of M designated banks; and providing M signal paths respectively extending upward from the transfer memory chip through the stacked plurality of N memory chips to communicate input/output signals to respective, commonly addressed and vertically aligned banks in each one of the N memory chips to provide read data during a read operation and receive write data during a write operation. - View Dependent Claims (19, 20)
-
-
21. A method of controlling operation of a multi-chip memory device comprising a stacked plurality of N memory chips, wherein each one of the N memory chips comprises a memory array having a plurality of M designated banks, and M signal paths respectively extending upward from a transfer memory chip through the stacked plurality of N memory chips communicates input/output signals to respective, commonly addressed and vertically aligned banks in each one of the N memory chips, the method comprising:
-
receiving a read command and a corresponding read address associated with a read operation or receiving a write command and a corresponding write address associated with a write operation in the transfer memory chip; using a corresponding one of the M signal paths, commonly addressing one bank of the M designated banks in each one of the stacked plurality of N memory chips using the read address or the write address; and in response to the read command, sequentially outputting to the transfer memory chip a block of read data from each one of the commonly addressed banks in each one of the stacked plurality of N memory chips using the corresponding one of the M signal paths, or in response to the write command sequentially writing a block of write data in each one of the commonly addressed banks in each one of the stacked plurality of N memory chips using the corresponding one of the M signal paths. - View Dependent Claims (22)
-
Specification