Error Diffusion for Display Frame Buffer Power Saving
First Claim
Patent Images
1. A computer implemented method, comprising:
- in a normal power state, directly storing pixels of a color plane of image data in a first segment and a second segment of a frame buffer;
in a low power state, performing an error diffusion operation on the pixels to reduce a color depth of the pixels, the normal and low power states are independent and switchable from each other, andstoring at least a portion of the pixels with reduced color depth in the first segment of the frame buffer without accessing the second segment of the frame buffer during the low power state.
1 Assignment
0 Petitions
Accused Products
Abstract
Methods and apparatuses for error diffusion for display frame buffer power saving are described herein. According to one embodiment, pixels of a color plane of image data are stored in a first segment and a second segment of a frame buffer during a normal power state. During a low power state, an error diffusion operation is performed on the pixels to reduce a color depth of the pixels. Thereafter, at least a portion of the pixels with reduced color depth is stored in the first segment of the frame buffer during the low power state without accessing the second segment of the frame buffer. Other methods and apparatuses are also described.
-
Citations
20 Claims
-
1. A computer implemented method, comprising:
-
in a normal power state, directly storing pixels of a color plane of image data in a first segment and a second segment of a frame buffer; in a low power state, performing an error diffusion operation on the pixels to reduce a color depth of the pixels, the normal and low power states are independent and switchable from each other, and storing at least a portion of the pixels with reduced color depth in the first segment of the frame buffer without accessing the second segment of the frame buffer during the low power state. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11)
-
-
12. A machine-readable medium for storing instructions, when executed by a machine, cause the machine to perform a method, the method comprising:
-
in a normal power state, directly storing pixels of a color plane of image data in a first segment and a second segment of a frame buffer; in a low power state, performing an error diffusion operation on the pixels to reduce a color depth of the pixels, the normal and low power states being independent and switchable from each other; and storing at least a portion of the pixels with reduced color depth in the first segment of the frame buffer during the low power state without accessing the second segment of the frame buffer. - View Dependent Claims (13, 14)
-
-
15. A data processing system, comprising:
a display subsystem including a frame buffer having a first segment and a second segment, an encoder coupled to the frame buffer and configured to store pixels of a color plane of image data in the first and second segments of the frame buffer during a normal power state, perform an error diffusion operation on the pixels to reduce a color depth of the pixels during a low power state, the normal and low power states being independent and switchable from each other, and store at least a portion of the pixels with reduced color depth in the first segment of the frame buffer during the low power state without accessing the second segment of the frame buffer. - View Dependent Claims (16, 17)
-
18. A computer implemented method, comprising:
-
during a low power state of a frame buffer having a first segment and a second segment, for each source pixel of each color plane of image data, calculating an output value corresponding to a source pixel value of the source pixel according to a predetermined algorithm; calculating an error between the output value and the source pixel value; diffusing the error to up to two neighboring pixels of the source pixel; and storing the output value of the source pixel and the diffused up to two neighboring pixels to the first segment of the frame buffer without accessing the second segment of the frame buffer during the low power state of the frame buffer. - View Dependent Claims (19, 20)
-
Specification