Architectural Enhancements to CPU Microde Load Mechanism for Information Handling Systems
First Claim
1. A method for loading microcode to a plurality of cores within a processor system comprisingloading the microcode to a first core of the plurality of cores within the processor system;
- generating a broadcast inter processor interrupt (IPI) message via the first core, the IPI message causing other cores within the processor system to synchronize respective microcode with the microcode that is loaded into the first core, the synchronizing loading microcode to the plurality of cores without requiring independent loads of microcode to each core.
14 Assignments
0 Petitions
Accused Products
Abstract
A method for loading microcode to a plurality of cores within a processor. The method includes loading the microcode to a first core of the plurality of cores within the processor system and generating a broadcast inter process interrupt (IPI) message via the first core. The IPI message causes other cores within the processor system to synchronize respective microcode with the microcode that is loaded into the first core. The synchronizing loads microcode to the plurality of cores without requiring independent loads of microcode to each core.
-
Citations
15 Claims
-
1. A method for loading microcode to a plurality of cores within a processor system comprising
loading the microcode to a first core of the plurality of cores within the processor system; generating a broadcast inter processor interrupt (IPI) message via the first core, the IPI message causing other cores within the processor system to synchronize respective microcode with the microcode that is loaded into the first core, the synchronizing loading microcode to the plurality of cores without requiring independent loads of microcode to each core. - View Dependent Claims (2, 3, 4, 5)
-
6. An apparatus method for loading microcode to a plurality of cores within a processor system comprising
means for loading the microcode to a first core of the plurality of cores within the processor system; means for generating a broadcast inter processor interrupt (IPI) message via the first core, the IPI message causing other cores within the processor system to synchronize respective microcode with the microcode that is loaded into the first core, the synchronizing loading microcode to the plurality of cores without requiring independent loads of microcode to each core. - View Dependent Claims (7, 8, 9, 10)
-
11. An information handling system comprising
a processor system, the processor system comprising a plurality of processor cores; - and,
a memory coupled to the processor system, the memory storing a microcode load module for loading microcode to the plurality of cores within a processor system, the microcode load module comprising instructions for; loading the microcode to a first core of the plurality of cores within the processor system; generating a broadcast inter processor interrupt (IPI) message via the first core, the IPI message causing other cores within the processor system to synchronize respective microcode with the microcode that is loaded into the first core, the synchronizing loading microcode to the plurality of cores without requiring independent loads of microcode to each core. - View Dependent Claims (12, 13, 14, 15)
- and,
Specification