CHARACTERIZING CIRCUIT PERFORMANCE BY SEPARATING DEVICE AND INTERCONNECT IMPACT ON SIGNAL DELAY

• US 20090121737A1
• Filed: 01/19/2009
• Published: 05/14/2009
• Est. Priority Date: 12/18/2003
• Status: Active Grant

• Current Assignee: Xilinx, Inc. (Advanced Micro Devices, Inc.)
• Original Assignee: Xilinx, Inc. (Advanced Micro Devices, Inc.)
• Inventors: Young, Steven P., Hart, Michael J., Yuan, Xiao-Jie, Ling, Zicheng G.
• Granted Patent: US 7,724,016 B2
• Time in Patent Office: Days
• US Class Current: 324/754.230
• CPC Class Codes: G01R 31/2882 Testing timing characteristics
• CPC Class Codes: G01R 31/318511 Wafer Test
• CPC Class Codes: G01R 31/318516 Test of programmable logic devices [PLDs]
• CPC Class Codes: G01R 31/3187 Built-in tests

Abstract

An integrated circuit (IC) includes multiple embedded test circuits that all include a ring oscillator coupled to a test load. The test load either is a direct short in the ring oscillator or else is a interconnect load that is representative of one of the interconnect layers in the IC. A model equation is defined for each embedded test circuit, with each model equation specifying the output delay of its associated embedded test circuit as a function of Front End OF the Line (FEOL) and Back End Of the Line (BEOL) parameters. The model equations are then solved for the various FEOL and BEOL parameters as functions of the test circuit output delays. Finally, measured output delay values are substituted in to these parameter equations to generate actual values for the various FEOL and BEOL parameters, thereby allowing any areas of concern to be quickly and accurately identified.

Claims

1. A method for analyzing an integrated circuit (IC), the method comprising:

creating a first embedded test circuit in the IC for generating a first output delay, the first embedded test circuit comprising a first ring oscillator coupled to a first test load, the first test load being formed in a first interconnect layer of the IC;

creating a second embedded test circuit in the IC for generating a second output delay, the second embedded test circuit comprising a second ring oscillator, the second ring oscillator being an unloaded ring oscillator, the second ring oscillator being substantially similar to the first ring oscillator;

providing a first parameter equation and a second parameter equation, the first parameter equation and the second parameter equations specifying a first Front End Of the Line (FEOL) parameter and a first Back End Of the Line (BEOL) parameter, respectively, as functions of the first output delay and the second output delay;

measuring a first measured output delay and a second measured output delay from the first embedded test circuit and the second embedded test circuit, respectively;

substituting the first measured output delay and the second measured output delay into the first parameter equation to generate a first FEOL parameter value; and

substituting the first measured output delay and the second measured output delay into the second parameter equation to generate a first BEOL parameter value.

2. The method of claim 1, further comprising:

creating a third embedded test circuit in the IC for generating a third output delay, the third embedded test circuit comprising a third ring oscillator coupled to a second test load, the second test load being formed in a second interconnect layer of the IC, the third ring oscillator being substantially similar to the first ring oscillator;

providing a third parameter equation, the third parameter equation specifying a second BEOL parameter as a function of the second output delay and the third output delay;

measuring a third measured output delay from the third embedded test circuit; and

substituting the third measured output delay into the third parameter equation to generate a second BEOL parameter value.

3. The method of claim 1, wherein providing the first parameter equation and the second parameter equation comprises:

providing a first model equation for the first embedded test circuit, the first model equation specifying the first output delay as a function of the first FEOL parameter and the first BEOL parameter;

providing a second model equation for the second embedded test circuit, the second model equation specifying the second output delay as a function of the first FEOL parameter and the first BEOL parameter;

solving the first model equation and the second model equation for the first FEOL parameter to generate the first parameter equation; and

solving the first model equation and the second model equation for the first BEOL parameter to generate the second parameter equation.

4. The method of claim 3, wherein providing the first parameter equation and the second parameter equation further comprises defining a first FEOL correction factor, a second FEOL correction factor, a first BEOL correction factor, and a second BEOL correction factor,

wherein the first model equation comprises a first FEOL parameter variable multiplied by the first FEOL correction factor and a first BEOL parameter variable multiplied by the first BEOL correction factor, and

wherein the second model equation comprises the first FEOL parameter variable multiplied by the second FEOL correction factor and the first BEOL parameter variable multiplied by the second BEOL correction factor.

5. The method of claim 4 wherein the first model equation is given by:

D1=(1+FCF1*FP1)*(1+BCF1*BP1)

where D1 is the first output delay, FCF1 is the first FEOL correction factor, FP1 is the first FEOL parameter variable, BCF1 is the first BEOL correction factor, and BP1 is the first BEOL parameter variable, and

wherein the second model equation is given by;

D2=(1+FCF2*FP1)*(1+BCF2*BP1)

where D2 is the second output delay, FCF2 is the second FEOL correction factor, and BCF2 is the second BEOL correction factor.

6. The method of claim 5 wherein the first FEOL parameter is transistor speed, and wherein the first FEOL correction factor and the second FEOL correction factor are both equal to one.

7. The method of claim 1, wherein the IC comprises a field programmable gate array (FPGA), and wherein measuring the first measured output delay and the second measured output delay comprises:

configuring the FPGA as a measurement circuit;

reading the first measured output delay from the first embedded test circuit using the measurement circuit; and

reading the second measured output delay from the second embedded test circuit using the measurement circuit.

8. A system for analyzing an integrated circuit (IC) comprising:

means for measuring a first delay value from a first embedded test circuit in the IC, the first embedded test circuit comprising a first ring oscillator coupled to a first test load, the first test load representing an interconnect path in the IC;

means for measuring a second delay value from a second embedded test circuit in the IC, wherein the second embedded test circuit is an unloaded test circuit, the second embedded test circuit comprising a second ring oscillator; and

means for comparing the first delay value to the second delay value.

9. The system of claim 8 wherein the IC comprises an FPGA.