Current-controlled CMOS logic family
First Claim
1. A multi-channel serial link circuit, comprising:
- a first deserializer circuit block, implemented using current-controlled complementary metal-oxide semiconductor (C3MOS) logic, that is operable to convert a first differential input signal into a first deserialized signal that includes a first plurality of signals; and
a second deserializer circuit block, implemented in a parallel configuration with respect to the first deserializer circuit block and implemented using C3MOS logic, that is operable to convert a second differential input signal into a second deserialized signal that includes a second plurality of signals.
6 Assignments
0 Petitions
Accused Products
Abstract
Various circuit techniques for implementing ultra high speed circuits use current-controlled CMOS (C3MOS) logic fabricated in conventional CMOS process technology. An entire family of logic elements including inverter/buffers, level shifters, NAND, NOR, XOR gates, latches, flip-flops and the like are implemented using C3MOS techniques. Optimum balance between power consumption and speed for each circuit application is achieve by combining high speed C3MOS logic with low power conventional CMOS logic. The combined C3MOS/CMOS logic allows greater integration of circuits such as high speed transceivers used in fiber optic communication systems.
81 Citations
36 Claims
-
1. A multi-channel serial link circuit, comprising:
-
a first deserializer circuit block, implemented using current-controlled complementary metal-oxide semiconductor (C3MOS) logic, that is operable to convert a first differential input signal into a first deserialized signal that includes a first plurality of signals; and a second deserializer circuit block, implemented in a parallel configuration with respect to the first deserializer circuit block and implemented using C3MOS logic, that is operable to convert a second differential input signal into a second deserialized signal that includes a second plurality of signals. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18)
-
-
19. A multi-channel serial link circuit, comprising:
-
a first serializer circuit block, implemented using current-controlled complementary metal-oxide semiconductor (C3MOS) logic, that is operable to convert a first portion of a plurality of signals into a first serialized signal; and a second serializer circuit block, implemented in a parallel configuration with respect to the first serializer circuit block and implemented using C3MOS logic, that is operable to convert a second portion of the plurality of signals into a second serialized signal. - View Dependent Claims (20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30)
-
-
31. A multi-channel serial link circuit, comprising:
-
a first deserializer circuit block, implemented using current-controlled complementary metal-oxide semiconductor (C3MOS) logic, that is operable to convert a first differential input signal into a first deserialized signal that includes a first plurality of signals; and a second deserializer circuit block, implemented in a parallel configuration with respect to the first deserializer circuit block and implemented using C3MOS logic, that is operable to convert a second differential input signal into a second deserialized signal that includes a second plurality of signals; and a processing circuit block, coupled to each of the first deserializer circuit block and the second deserializer circuit block and implemented using conventional complementary metal-oxide-semiconductor (CMOS) logic wherein substantially zero static current is dissipated, that is operable to generate a plurality of processed signals; a first serializer circuit block, coupled to the processing circuit block and implemented using C3MOS logic, that is operable to convert a first portion of the plurality of processed signals into a first serialized signal; and a second serializer circuit block, coupled to the processing circuit block, implemented in a parallel configuration with respect to the first serializer circuit block, and implemented using C3MOS logic, that is operable to convert a second portion of the plurality of processed signals into a second serialized signal; and
wherein;the first differential input signal has a first frequency; the second differential input signal has the first frequency; each of the first plurality of signals has a second frequency; each of the second plurality of signals has the second frequency; each of the plurality of processed signals has the second frequency; and the first serialized signal has a third frequency; and the second serialized signal has the third frequency. - View Dependent Claims (32, 33, 34, 35, 36)
-
Specification