APPARATUS AND METHOD FOR MICRO PERFORMANCE TUNING OF A CLOCKED DIGITAL SYSTEM
First Claim
1. An apparatus for micro-tuning an effective clock frequency of a core in a microprocessor, comprising:
- a microprocessor including at least one core, said at least one core comprising logic that is configured to transition between states;
a clock signal coupled to said microprocessor, said clock signal having a predetermined clock frequency based on a worst-case clock frequency and a predetermined clock period, said predetermined clock period being an inverse of said predetermined clock frequency; and
at least one sensor coupled to said at least one core in said microprocessor, said at least one sensor being configured to generate a sensor output signal for detecting at least one level of voltage drop in said at least one core when said logic within said at least one core is transitioning between states, said at least one sensor being configured to determine whether or not said sensor output signal generated is detected within said predetermined clock period, wherein if said sensor output signal generated is not detected within said predetermined clock period, said at least one sensor dynamically adjusts said predetermined clock period of said clock signal to allow said at least one core more time to complete said transitioning between states, and wherein dynamically adjusting said predetermined clock period effectively changes an effective clock frequency of said at least one core in said microprocessor.
1 Assignment
0 Petitions
Accused Products
Abstract
An apparatus and method for micro-tuning an effective clock frequency of a core in a microprocessor. The apparatus includes a microprocessor having at least one core with logic configured to transition between states, a clock signal coupled to the microprocessor, the clock signal having a predetermined clock frequency based on a worst-case clock frequency and a predetermined clock period. The apparatus further including at least one voltage drop sensor coupled to the core, the sensor being configured to generate an output signal for detecting a voltage drop in the core and to determine whether or not the output signal is detected within the clock period and, if the output signal is not detected, the sensor dynamically adjusts the clock period of the clock signal provided to the core to allow more time to complete state transitions, such that, dynamically adjusting the clock period effectively changes an effective core clock frequency.
36 Citations
25 Claims
-
1. An apparatus for micro-tuning an effective clock frequency of a core in a microprocessor, comprising:
-
a microprocessor including at least one core, said at least one core comprising logic that is configured to transition between states; a clock signal coupled to said microprocessor, said clock signal having a predetermined clock frequency based on a worst-case clock frequency and a predetermined clock period, said predetermined clock period being an inverse of said predetermined clock frequency; and at least one sensor coupled to said at least one core in said microprocessor, said at least one sensor being configured to generate a sensor output signal for detecting at least one level of voltage drop in said at least one core when said logic within said at least one core is transitioning between states, said at least one sensor being configured to determine whether or not said sensor output signal generated is detected within said predetermined clock period, wherein if said sensor output signal generated is not detected within said predetermined clock period, said at least one sensor dynamically adjusts said predetermined clock period of said clock signal to allow said at least one core more time to complete said transitioning between states, and wherein dynamically adjusting said predetermined clock period effectively changes an effective clock frequency of said at least one core in said microprocessor. - View Dependent Claims (2, 3, 4, 5, 6)
-
-
7. An apparatus for improving performance of a synchronous digital system, comprising:
-
a synchronous digital system including an integrated circuit comprised of a plurality of cores; a respective power supply configured to supply a respective voltage to a respective core of said plurality of cores of said integrated circuit; a clock signal source having a clock signal input coupled to said synchronous digital system and a clock signal output coupled to said integrated circuit, said clock signal source having a predetermined clock frequency and a predetermined clock period, said predetermined clock frequency being based on a worst-case clock frequency and being configured to set forth a respective effective core frequency at which said respective core of said plurality of cores performs circuit transitions; and one or more sensors coupled to said respective core of said plurality of cores of said integrated circuit, said one or more sensors being configured to detect a respective level of voltage drop in a respective core caused by a time delay in performing a circuit transition and being configured to determine whether said respective level of voltage drop detected in said respective core necessitates an adjustment in a respective clock period of said clock signal output and, if so, said sensor dynamically adjusts said respective clock period of said clock signal output to provide a non-standard transition time to said respective core for completing said circuit transition. - View Dependent Claims (8, 9, 10, 11, 12, 13)
-
-
14. A method for optimizing performance of a microprocessor, said method comprising the steps of:
-
providing a microprocessor having at least one core, said microprocessor being coupled to an adjustable clock source configured to supply a clock signal to said at least one core, said clock signal having a predetermined clock frequency based on a worst-case clock frequency, said predetermined clock frequency being an inverse of a predetermined clock period; connecting a local voltage power source to said at least one core in said microprocessor; supplying at least one sensor coupled to said at least one core and configured to detect a change in voltage levels in said at least one core, when said at least one core in said microprocessor is transitioning between states; and dynamically adjusting, based on an output signal generated by said at least one sensor supplied, said predetermined clock period of said adjustable clock source to allow a non-standard time to said at least one core to complete transitioning between states, wherein an effective core frequency of said at least one core is optimized, and wherein performance of said microprocessor is optimized. - View Dependent Claims (15, 16, 17, 18, 19)
-
-
20. A method for optimizing performance of a clocked digital system, said method comprising the steps of:
-
providing a multi-core clocked digital system having a plurality of cores, said multi-core clocked digital system being coupled to an adjustable clock source configured to supply a clock signal having a predetermined clock frequency based on a worst-case clock frequency and a predetermined clock period, said predetermined clock period being an inverse of said predetermined clock frequency; supplying a separate local voltage power source to each respective core of said plurality of cores within said multi-core clocked digital system; coupling a respective decoupling capacitor to said each respective core of said plurality of cores, said respective decoupling capacitor being configured to filter out sudden changes in voltage levels in said separate local voltage power source supplied to said each respective core and being configured to function as a local battery to provide power to said each respective core in said multi-core clocked digital system when necessary; connecting at least one sensor to said each respective core, said at least one sensor being configured to detect at least one level of voltage drop caused by a state transition of said each respective core in said multi-core clocked digital system; and dynamically adjusting, based on an output signal generated by said at least one sensor connected to a respective core, a clock period of said adjustable clock source for said respective core for completing said state transition, wherein performance of said clocked digital system is optimized via an adjustment in an effective frequency of said respective core. - View Dependent Claims (21, 22, 23, 24, 25)
-
Specification