×

DIGITAL-ENCRYPTION HARDWARE ACCELERATOR

  • US 20090147947A1
  • Filed: 11/04/2008
  • Published: 06/11/2009
  • Est. Priority Date: 11/05/2007
  • Status: Abandoned Application
First Claim
Patent Images

1. An electronic device for encrypting and decrypting data blocks of a message having n data blocks in accordance with the data encryption standard (DES), the electronic device comprising:

  • a first data processing channel comprising a first processing stage for performing encryption or decryption of data blocks of a predefined length, and a first input data buffer coupled to a data input and to the first processing stage; and

    a second data processing channel comprising a second processing stage for performing encryption or decryption of data blocks, a second data input buffer coupled to an output of the first processing stage; and

    to the second processing stage;

    the electronic device further comprising a control stage (FSM) for controlling the first processing stage and the second processing stage, so as to perform an encryption or decryption step with the second processing stage on an encrypted/decrypted data block output from the first processing stage, wherein the control stage is adapted to control the first processing stage to perform data encryption or decryption according to the data encryption standard on each block and to control the second processing stage to compute a message authentication code over the encrypted/decrypted message received from the first processing stage block-by-block.

View all claims
  • 2 Assignments
Timeline View
Assignment View
    ×
    ×