MAINTAINING DATA COHERENCY IN MULTI-CLOCK SYSTEMS
First Claim
Patent Images
1. A system, comprising:
- storage comprising first and second data; and
circuit logic coupled to the storage, said circuit logic receives a plurality of clock signals;
wherein, as a result of receiving a signal, the circuit logic uses the plurality of clock signals to obtain the first and second data and to provide the first and second data to target logic coupled to the circuit logic;
wherein the system resets said circuit logic between providing said first data and providing said second data.
1 Assignment
0 Petitions
Accused Products
Abstract
A system comprises storage that includes first and second data. The system also comprises circuit logic coupled to the storage. The circuit logic receives a plurality of clock signals. As a result of receiving a signal, the circuit logic uses the plurality of clock signals to obtain the first and second data and to provide the first and second data to target logic coupled to the circuit logic. The system resets the circuit logic between providing the first data and providing the second data.
-
Citations
20 Claims
-
1. A system, comprising:
-
storage comprising first and second data; and circuit logic coupled to the storage, said circuit logic receives a plurality of clock signals; wherein, as a result of receiving a signal, the circuit logic uses the plurality of clock signals to obtain the first and second data and to provide the first and second data to target logic coupled to the circuit logic; wherein the system resets said circuit logic between providing said first data and providing said second data. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
-
-
9. A method, comprising:
-
receiving a first signal from target logic; in response to said first signal, using storage logic and a plurality of clock signals to obtain a first data and to provide said first data to the target logic; receiving a second signal from the target logic; in response to said second signal, using the storage logic and the plurality of clock signals to obtain a second data and to provide said second data to the target logic; and resetting said storage logic in between providing said first data and obtaining said second data. - View Dependent Claims (10, 11, 12, 13, 14)
-
-
15. A system, comprising:
-
means for storing used to obtain and output multiple data to other logic external to the means for storing, each datum obtained and output as a result of receiving a different request signal from the other logic, the means for storing obtains and outputs said multiple data using multiple clock signals; and means for resetting said means for storing, the means for resetting maintains data coherency in the means for storing by resetting the means for storing prior to obtainment and output of each datum. - View Dependent Claims (16, 17, 18, 19, 20)
-
Specification