Self-configurable multi-regulator ASIC core power delivery
First Claim
1. An electronic apparatus, comprising:
- an application specific semiconductor chip (ASIC) device;
a linear regulator module configured to be optionally coupled in operation to an external-to-the-ASIC device capacitor via a node;
a capless regulator module coupled to an internal capacitance of the electronic product via the node, the capless regulator module including a low-power sub-module and a high-power sub-module, the high-power sub-module configured to provide a larger amount of electrical current than the low-power sub-module; and
control logic executable by the ASIC device, the control logic configured to detect the presence of the optional external capacitance and responsive thereto configured to select for use during a power-up phase of the ASIC at least the high-power sub-module of the capless regulator module if the optional external-to-the-ASIC device capacitor is detected.
3 Assignments
0 Petitions
Accused Products
Abstract
An electronic product includes an application specific semiconductor circuit (ASIC) including in its circuitry both a linear regulator module for use with an optional external capacitance and a capless regulator module coupled to internal capacitance of the product. The capless regulator module includes both a low-power sub-module and a high-power sub-module. Control logic of the ASIC is configured to determine if an external capacitance is present. If so, the control logic causes the high-power capless regulator sub-module to be used during a power-up phase of the ASIC; if not, only the low-power capless regulator sub-module is used during the power-up phase of the ASIC. After power-up of the ASIC, the control logic may select the linear regulator module for certain times of operation and the capless regulator module for other times of operation or it may select one or the other for all times of post-power-up operation.
7 Citations
20 Claims
-
1. An electronic apparatus, comprising:
-
an application specific semiconductor chip (ASIC) device; a linear regulator module configured to be optionally coupled in operation to an external-to-the-ASIC device capacitor via a node; a capless regulator module coupled to an internal capacitance of the electronic product via the node, the capless regulator module including a low-power sub-module and a high-power sub-module, the high-power sub-module configured to provide a larger amount of electrical current than the low-power sub-module; and control logic executable by the ASIC device, the control logic configured to detect the presence of the optional external capacitance and responsive thereto configured to select for use during a power-up phase of the ASIC at least the high-power sub-module of the capless regulator module if the optional external-to-the-ASIC device capacitor is detected. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10)
-
-
11. A memory device, comprising:
-
a memory array; an interface circuit configured to communicate with a host device; a controller coupled to communicate with the memory array and with the interface circuit, the controller implemented on an ASIC device, the controller including; a linear regulator module configured to be optionally coupled in operation to an external-to-the-ASIC device capacitor via a node; a capless regulator module coupled to an internal capacitance of the electronic product via the node, the capless regulator module including a low-power sub-module and a high-power sub-module, the high-power sub-module configured to provide a larger amount of electrical current than the low-power sub-module; and control logic executable by the ASIC device, the control logic configured to detect the presence of the optional external-to-the-ASIC device capacitor and responsive thereto configured to select for use during a power-up phase of the ASIC device at least the high-power sub-module of the capless regulator module if the optional external-to-the-ASIC capacitor is detected. - View Dependent Claims (12, 13, 14, 15, 16, 17, 18, 19, 20)
-
Specification