TD-SCDMA UPLINK PROCESSING
First Claim
1. An apparatus comprising:
- at least two groups of registers, each group of register to store a set of time slot configuration parameters;
a storage to store a sequence of time slot configuration set identifiers each identifying one of the groups of registers, each identifier corresponding to a time slot; and
a chip rate processing unit to process a stream of data over a plurality of time slots in which at each of the time slots, the chip rate processing unit is configured according to the set of time slot configuration parameters stored in the group of register associated with the time slot configuration set identifier corresponding to the time slot.
1 Assignment
0 Petitions
Accused Products
Abstract
A wireless system has an uplink chip rate processing architecture in which at least two groups of registers are provided, each group of register storing a set of time slot configuration parameters. A storage stores a sequence of time slot configuration set identifiers each identifying one of the groups of registers, each identifier corresponding to a time slot. A chip rate processing unit processes a stream of data over a plurality of time slots in which at each of the time slots, and the chip rate processing unit is configured according to the set of time slot configuration parameters stored in the group of register associated with the time slot configuration set identifier corresponding to the time slot.
-
Citations
34 Claims
-
1. An apparatus comprising:
-
at least two groups of registers, each group of register to store a set of time slot configuration parameters; a storage to store a sequence of time slot configuration set identifiers each identifying one of the groups of registers, each identifier corresponding to a time slot; and a chip rate processing unit to process a stream of data over a plurality of time slots in which at each of the time slots, the chip rate processing unit is configured according to the set of time slot configuration parameters stored in the group of register associated with the time slot configuration set identifier corresponding to the time slot. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10)
-
-
11. An apparatus comprising:
-
a first storage to store at least two sets of configuration parameters; a second storage to store a sequence of identifiers each corresponding to one set of configuration parameters; a special purpose data processor to process a stream of data in which the special purpose data processor is configured differently at different time periods according to the sets of configuration parameters associated with the sequence of identifiers; and a general purpose data processor to write the sets of configuration parameters to the first storage and the sequence of identifiers to the second storage to control processing of the stream of data by the special purpose data processor. - View Dependent Claims (12, 13, 14, 15, 16, 17)
-
-
18. A method comprising:
-
writing at least two sets of time slot configuration parameters to at least two groups of registers, each time slot configuration parameter having information on how data is to be processed by a chip rate processing unit during a time slot; writing a sequence of identifiers to a storage, each identifier being associated with one of the groups of registers; and at each of a plurality of time slots, selecting one set of time slot configuration parameters stored in a group of registers according to the sequence of identifiers, configuring the chip rate processing unit according to the selected set of time slot configuration parameters, and processing data using the chip rate processing unit. - View Dependent Claims (19, 20, 21, 22, 23, 24, 25, 26)
-
-
27. A method comprising:
-
processing a stream of data using a special purpose processor, and using a general purpose processor to control configurations of the special purpose processor when processing a stream of data over time by writing two or more sets of configuration parameters to a first storage, writing a sequence of identifiers to a second storage, each identifier being associated with a set of configuration parameters, and causing the special purpose processor to be configured differently according to various sets of configuration parameters at different time periods, using the sequence of identifiers to determine a sequence in which the different sets of configuration parameters are used to configure the special purpose processor. - View Dependent Claims (28, 29, 30, 31, 32, 33)
-
-
34. An apparatus comprising:
-
means for writing at least two sets of time slot configuration parameters to at least two groups of registers, each time slot configuration parameter having information on how data is to be processed by a chip rate processing unit during a time slot, and for writing a sequence of identifiers to a storage, each identifier being associated with one of the groups of registers; and means for, at each of a plurality of time slots, selecting one set of time slot configuration parameters stored in a group of registers according to the sequence of identifiers, configuring the chip rate processing unit according to the selected set of time slot configuration parameters, and processing data using the chip rate processing unit.
-
Specification