×

REDUCING EXTERNAL RESISTANCE OF A MULTI-GATE DEVICE USING SPACER PROCESSING TECHNIQUES

  • US 20090166741A1
  • Filed: 12/26/2007
  • Published: 07/02/2009
  • Est. Priority Date: 12/26/2007
  • Status: Active Grant
First Claim
Patent Images

1. A method comprising:

  • depositing a sacrificial gate electrode to one or more multi-gate fins, the one or more multi-gate fins comprising a gate region, a source region, and a drain region, the gate region being disposed between the source and drain regions;

    patterning the sacrificial gate electrode such that the sacrificial gate electrode material is coupled to the gate region and substantially no sacrificial gate electrode is coupled to the source and drain regions of the one or more multi-gate fins;

    forming a dielectric film coupled to the source and drain regions of the one or more multi-gate fins;

    removing the sacrificial gate electrode from the gate region of the one or more multi-gate fins;

    depositing spacer gate dielectric to the gate region of the one or more multi-gate fins wherein substantially no spacer gate dielectric is deposited to the source and drain regions of the one or more multi-gate fins, the source and drain regions being protected by the dielectric film; and

    etching the spacer gate dielectric to completely, or nearly completely, remove the spacer gate dielectric from the gate region area to be coupled with a final gate electrode except a remaining pre-determined thickness of spacer gate dielectric to be coupled with the final gate electrode that remains coupled with the dielectric film.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×