MEMORY SYSTEM AND METHOD WITH SERIAL AND PARALLEL MODES
First Claim
1. An interface for use in a memory system having a memory bank, the interface being configured to be operable with a plurality of modes to connect a plurality of inputs and a plurality of outputs to the memory bank, the interface having a serial mode during which each of at least one input of the plurality of inputs operates as a respective serial input and each of at least one output of the plurality of outputs operates as a respective serial output, the interface having a parallel mode during which the plurality of inputs operate collectively as a parallel input and the plurality of outputs operate collectively as a parallel output.
12 Assignments
0 Petitions
Accused Products
Abstract
Methods and systems are provided that allow the method of access to one or more memory banks to be performed using serial access, or using parallel access. In serial mode, each link operates as an independent serial link. In contrast, during serial mode, the links operate in common as a parallel link. Where input and output controls are received independently for each link for serial mode, a single set of input and output controls is used in common by all of the links during parallel mode.
98 Citations
2 Claims
-
1. An interface for use in a memory system having a memory bank, the interface being configured to be operable with a plurality of modes to connect a plurality of inputs and a plurality of outputs to the memory bank, the interface having a serial mode during which each of at least one input of the plurality of inputs operates as a respective serial input and each of at least one output of the plurality of outputs operates as a respective serial output, the interface having a parallel mode during which the plurality of inputs operate collectively as a parallel input and the plurality of outputs operate collectively as a parallel output.
-
2. A method for interfacing with a memory system having a memory bank, the method comprising connecting a plurality of inputs and a plurality of outputs to the memory bank, each of at least one input of the plurality of inputs operating as a respective serial input, each of at least one output of the plurality of outputs operating as a respective serial output.
Specification