Segmented pillar layout for a high-voltage vertical transistor

• US 20090273023A1
• Filed: 06/02/2009
• Published: 11/05/2009
• Est. Priority Date: 02/16/2007
• Status: Active Grant

• Current Assignee: Power Integrations Incorporated
• Original Assignee: Power Integrations Incorporated
• Inventors: Parthasarathy, Vijay, Grabowski, Wayne Bryan
• Granted Patent: US 8,552,493 B2
• Time in Patent Office: Days
• US Class Current: 257/329
• CPC Class Codes: H01L 21/77 Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate electrically programmable read-only memories or multistep manufacturing processes therefor H10B69/00
• CPC Class Codes: H01L 23/562 Protection against mechanical damage H01L23/02, H01L23/28 take precedence
• CPC Class Codes: H01L 27/088 the components being field-effect transistors with insulated gate
• CPC Class Codes: H01L 29/0607 for preventing surface leakage or controlling electric field concentration
• CPC Class Codes: H01L 29/0696 of cellular field-effect devices, e.g. multicellular DMOS transistors or IGBTs
• CPC Class Codes: H01L 29/0878 Impurity concentration or distribution
• CPC Class Codes: H01L 29/407 Recessed field plates, e.g. trench field plates, buried field plates
• CPC Class Codes: H01L 29/4236 within a trench, e.g. trench gate electrode, groove gate electrode
• CPC Class Codes: H01L 29/4238 characterised by the surface lay-out
• CPC Class Codes: H01L 29/7813 with trench gate electrode, e.g. UMOS transistors trench gate electrodes per se H01L29/4236
• CPC Class Codes: H01L 2924/00 Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
• CPC Class Codes: H01L 2924/0002 Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Abstract

In one embodiment, a transistor fabricated on a semiconductor die includes a first section of transistor segments disposed in a first area of the semiconductor die, and a second section of transistor segments disposed in a second area of the semiconductor die adjacent the first area. Each of the transistor segments in the first and second sections includes a pillar of a semiconductor material that extends in a vertical direction. First and second dielectric regions are disposed on opposite sides of the pillar. First and second field plates are respectively disposed in the first and second dielectric regions. Outer field plates of transistor segments adjoining first and second sections are either separated or partially merged.

Claims

1-36. -36. (canceled)

37. An apparatus comprising:

a plurality of transistor segments arranged on a die, each transistor segment having a racetrack shape with a length elongated in a first lateral direction and a width in a second lateral direction, each transistor segment including;

a pillar of a semiconductor material, the pillar including an extended drain region that extends in a vertical direction through the die;

a first and second dielectric regions disposed on opposite sides of the pillar, respectively, the first dielectric region being laterally surrounded by the pillar, and the second dielectric region laterally surrounding the pillar;

first and second field plates respectively disposed in the first and second dielectric regions;

wherein the transistor segments are arranged into a plurality of sections, a first section comprising a first row of transistor segments arranged in a side-by-side relationship in the second lateral direction, and a second section comprising a second row of transistor segments arranged in the side-by-side relationship in the second lateral direction, the second dielectric region of each transistor segment of the first section being merged, and the second dielectric region of each transistor segment of the second section being merged, the merged second dielectric region of the first section being separated in the first lateral direction from the merged second dielectric region of the second section by one or more dummy pillars of the semiconductor material.

38. The apparatus of claim 37 wherein the one or more dummy pillars comprise a single dummy pillar.

39. The apparatus of claim 37 wherein the second dielectric region is terminated at each end in the first lateral direction in a rounded end.

40. The apparatus of claim 37 wherein the first and second field plates are fully insulated from the extended drain region, the first field plate being laterally surrounded by the pillar, and the second field plate laterally surrounding the pillar.

41. The apparatus of claim 38 wherein the single dummy pillar adjoins, in the first lateral direction, a rounded end of the second dielectric region of each transistor segment of the first and second sections.

42. An apparatus comprising:

a plurality of transistor segments arranged on a die, each transistor segment having an elongated annular shape with a length elongated in a first lateral direction and a width in a second lateral direction, each transistor segment including;

a pillar of a semiconductor material, the pillar including a drift region that extends in a vertical direction through the die;

a first and second dielectric regions disposed on opposite sides of the pillar, respectively, the first dielectric region being laterally surrounded by the pillar, and the second dielectric region laterally surrounding the pillar;

first and second field plates respectively disposed in the first and second dielectric regions;

wherein the transistor segments are arranged into a plurality of sections, a first section comprising a first row of transistor segments arranged in a side-by-side relationship in the second lateral direction with the second dielectric region of each transistor segment of the first section being merged, a second section comprising a second row of transistor segments arranged in the side-by-side relationship in the second lateral direction with the second dielectric region of each transistor segment of the second section being merged, the merged second dielectric region of the first section being separated from the merged second dielectric region of the second section in the first lateral direction by a dummy pillar of the semiconductor material.

44. The apparatus of claim 43 wherein the first and second sections each extend in the second lateral direction substantially across a width of the die, the first section and the second section additively extending in the first lateral direction substantially across a length of the die.

45. The apparatus of claim 43 wherein the pillar further comprises a source region disposed near a top surface of the die, and a body region that vertically separates the source region from the extended drain region.

46. The apparatus of claim 45 further comprising a gate disposed within the first and second dielectric regions adjacent the body region, the gate being insulated from the body region and the first and second field plates.