COMPACT MULTI-PORT CAM CELL IMPLEMENTED IN 3D VERTICAL INTEGRATION
First Claim
1. A method of forming a multi-ported CAM cell comprising:
- providing a first wafer including a plurality of first transistors located upon and within a surface of a first active semiconductor layer;
providing a second wafer including a plurality of second transistors located upon and within a surface of a second active semiconductor layer;
first bonding a surface of said second wafer to a surface of said first wafer to provide a bonded structure in which the plurality of first transistors are located above the plurality of second transistors;
providing at least one other wafer including a plurality of other transistors located upon and within a surface of at least one other active semiconductor layer;
second bonding the at least one another wafer to a surface of said second wafer to provide another bonded structure in which each plurality of transistors are vertically stacked upon each other; and
forming at least one vertically filled conductive via to connect said plurality of transistors that are vertically stacked to each other.
5 Assignments
0 Petitions
Accused Products
Abstract
A multi-ported CAM cell in which the negative effects of increased travel distance have been substantially reduced is provided. The multi-ported CAM cell is achieved in the present invention by utilizing three-dimensional integration in which multiple active circuit layers are vertically stack and vertically aligned interconnects are employed to connect a device from one of the stacked layers to another device in another stack layer. By vertically stacking multiple active circuit layers with vertically aligned interconnects, each compare port of the multi-port CAM can be implemented on a separate layer above or below the primary data storage cell. This allows the multi-port CAM structure to be implemented within the same area footprint as a standard Random Access Memory (RAM) cell, minimizing data access and match compare delays. Each compare match line and data bit line has the length associated with a simple two-dimensional Static Random Access Memory (SRAM) cell array.
-
Citations
8 Claims
-
1. A method of forming a multi-ported CAM cell comprising:
-
providing a first wafer including a plurality of first transistors located upon and within a surface of a first active semiconductor layer; providing a second wafer including a plurality of second transistors located upon and within a surface of a second active semiconductor layer; first bonding a surface of said second wafer to a surface of said first wafer to provide a bonded structure in which the plurality of first transistors are located above the plurality of second transistors; providing at least one other wafer including a plurality of other transistors located upon and within a surface of at least one other active semiconductor layer; second bonding the at least one another wafer to a surface of said second wafer to provide another bonded structure in which each plurality of transistors are vertically stacked upon each other; and forming at least one vertically filled conductive via to connect said plurality of transistors that are vertically stacked to each other. - View Dependent Claims (2, 4, 5, 6, 7, 8)
-
-
3. The method 1 wherein said providing said first wafer includes the steps of attaching a handling substrate to a surface of a dielectric material that encapsulates said plurality of first transistors.
Specification