Auto-Tuning System for an On-Chip RF Filter
First Claim
Patent Images
1. A Radio Frequency Receiver on a Single Integrated Circuit (“
- RFSIC”
), the RFSIC comprising;
a mixer;
a phase-locked loop (“
PLL”
) in signal communication with the mixer,wherein the PLL is configured to receive a PLL frequency reference input signal (“
PFRI signal”
) that has a PLL frequency reference input signal frequency (“
PFRI frequency”
) and, in response, the PLL is configured to lock to the PFRI signal and produce a tuning signal, wherein the tuning signal is a voltage signal; and
an auto-tuned RF filter in signal communication with both the mixer and PLL,wherein the auto-tuned RF filter is configured to have a frequency response,wherein the auto-tuned RF filter is configured to receive the tuning signal from the PLL, and, in response, adjust the frequency response of the auto-tuned RF filter to the tuning signal, andwherein the mixer, PLL, and auto-tuned RF filter are integrated onto a single integrated circuit (“
IC”
).
4 Assignments
0 Petitions
Accused Products
Abstract
A Radio Frequency Receiver on a Single Integrated Circuit (“RFSIC”) is described. The RFSIC may include a mixer, a phase-locked loop (“PLL”) in signal communication with the mixer, and an on-chip auto-tuned RF filter in signal communication with both the mixer and PPL, such that the same PLL simultaneously tunes the frequency of the VCO and the frequency response of the auto-tuned RF filter.
-
Citations
42 Claims
-
1. A Radio Frequency Receiver on a Single Integrated Circuit (“
- RFSIC”
), the RFSIC comprising;a mixer; a phase-locked loop (“
PLL”
) in signal communication with the mixer,wherein the PLL is configured to receive a PLL frequency reference input signal (“
PFRI signal”
) that has a PLL frequency reference input signal frequency (“
PFRI frequency”
) and, in response, the PLL is configured to lock to the PFRI signal and produce a tuning signal, wherein the tuning signal is a voltage signal; andan auto-tuned RF filter in signal communication with both the mixer and PLL, wherein the auto-tuned RF filter is configured to have a frequency response, wherein the auto-tuned RF filter is configured to receive the tuning signal from the PLL, and, in response, adjust the frequency response of the auto-tuned RF filter to the tuning signal, and wherein the mixer, PLL, and auto-tuned RF filter are integrated onto a single integrated circuit (“
IC”
). - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21)
- RFSIC”
-
22. A method for auto-tuning a frequency response of a Radio Frequency Filter (“
- auto-tuned RF filter”
) on a Radio Frequency Single Integrated Circuit (“
RFSIC”
), wherein the RFSIC includes a phase-locked loop (“
PLL”
), the method comprising;receiving a tuning signal from the PLL; and auto-tuning the frequency response of the auto-tuned RF filter with the tuning signal. - View Dependent Claims (23, 24, 25, 26, 27, 28, 29, 30)
- auto-tuned RF filter”
-
31. A method for auto-calibrating a frequency response of a Radio Frequency Filter (“
- auto-tuned RF filter”
) on a Radio Frequency Single Integrated Circuit (“
RFSIC”
), wherein the RFSIC includes a phase-locked loop (“
PLL”
) and an auto-calibration circuit, the method comprising;receiving a control word from the auto-calibration circuit; and auto-calibrating the frequency response of the auto-tuned RF filter with the control word. - View Dependent Claims (32)
- auto-tuned RF filter”
-
33. A Radio Frequency Receiver on a Single Integrated Circuit (“
- RFSIC”
), the RFSIC comprising;a mixer; a phase-locked loop (“
PLL”
) in signal communication with the mixer;an auto-tuned RF filter in signal communication with both the mixer and PLL, wherein the auto-tuned RF filter is configured to have a frequency response; means for receiving, in the PLL, a PLL frequency reference input signal (“
PFRI signal”
) that has a PLL frequency reference input signal frequency (“
PFRI frequency”
);means for locking to the PFRI signal and producing a tuning signal in response to receiving the PFRI signal; means for receiving, in the auto-tuning RF filter, the tuning signal from the PLL; and means for adjusting the frequency response of the auto-tuned RF filter in response to receiving the tuning signal from the PLL, wherein the mixer, the PLL, and the auto-tuned RF filter are integrated onto a single integrated circuit (“
IC”
). - View Dependent Claims (34, 35, 36, 37, 38, 39, 40, 41, 42)
- RFSIC”
Specification