×

CAPACITIVE TOUCH PANEL WITH X AND Y AXIS TRACES

  • US 20100000803A1
  • Filed: 07/03/2008
  • Published: 01/07/2010
  • Est. Priority Date: 07/03/2008
  • Status: Abandoned Application
First Claim
Patent Images

1. An improved structure of a capacitive touch panel comprising:

  • a substrate layer of a highly transparent insulated thin layer;

    a sensing layer of a transparent thin film with well conductivity having a plurality of X axis trace formed in parallel with a fixed interval and a plurality of Y axis trace formed in parallel with a fixed interval;

    the X and Y axis traces being formed on the same plane and intersecting each other as a matrix;

    wherein a plurality of induction-spot formed on each X axis trace are connected one by one and a plurality of induction-spot on each Y axis trace are formed separately with gaps; and

    a front end of each X trace and each Y trace having a joint;

    an insulated layer of an transparent insulated thin film;

    a plurality of through hole in pairs being formed on the layer corresponding to every two adjacent induction-spots of each Y axis trace;

    a conducting wire being arranged above and across the pair of the through hole and electrical joints being formed on both ends of the conducting wire exposed to the through holes; and

    a surface layer of a transparent insulated plate;

    while assembling, the layer being arranged above the sensing layer to cover and insulate the X and Y axis traces and the electrical joints on the two ends of the conducting wire passing through the through holes to connect the every two abreast induction-spots of each Y axis trace so as all the induction-spot being connected on each Y axis;

    each layer mentioned above being glued together as a transparent panel, the front joints of each X and Y axis trace on the sensing layer connecting to a silver conducting wire formed at edges of the panel and conducting to a signal output wire bank;

    therefore, an output signal of the touch panel being transferred through the signal output wire bank to a succeeding signal processing circuit.

View all claims
  • 0 Assignments
Timeline View
Assignment View
    ×
    ×