Memory devices having volatile and non-volatile memory characteristics and methods of operating the same
First Claim
1. A method of writing data to a semiconductor memory device, the semiconductor memory device including a floating body on a substrate, a gate electrode on the floating body and electrically insulated from the floating body, source and drain regions on the substrate adjacent to the gate electrode, and a charge trap layer between the floating body and the gate electrode, the method comprising:
- writing a first bit to the charge trap layer; and
writing a second bit to the floating body.
1 Assignment
0 Petitions
Accused Products
Abstract
Multi-bit semiconductor memory devices having both volatile and nonvolatile memory characteristics and methods of operating the same are disclosed, the semiconductor memory device including a floating body on an upper region of a substrate, a gate electrode on the floating body and electrically insulated from the floating body, source and drain regions on the substrate adjacent to the gate electrode and a charge trap layer between the floating body and the gate electrode, where first bit data is written in one of the charge trap layer and the floating body, and second bit data is written in one of the charge trap layer and the floating body in which first bit data is not written.
240 Citations
20 Claims
-
1. A method of writing data to a semiconductor memory device, the semiconductor memory device including a floating body on a substrate, a gate electrode on the floating body and electrically insulated from the floating body, source and drain regions on the substrate adjacent to the gate electrode, and a charge trap layer between the floating body and the gate electrode, the method comprising:
-
writing a first bit to the charge trap layer; and writing a second bit to the floating body. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
-
10. A method of reading multi-bit data in a multi-bit semiconductor memory device, the multi-bit semiconductor device including a floating body on a substrate, a gate electrode on the floating body and electrically insulated from the floating body, source and drain regions on the substrate adjacent to the gate electrode, and a charge trap layer between the floating body and the gate electrode, the method comprising:
-
applying a read gate voltage to the gate electrode; applying a read drain voltage to the drain region; applying a read source voltage that is lower than the read drain voltage to the source region; and outputting multi-bit data by comparing a drain current with reference currents. - View Dependent Claims (11, 12, 13)
-
-
14. A method of reading data in a semiconductor memory device, the semiconductor memory device including a floating body on a substrate, a gate electrode on the floating body and electrically insulated from the floating body, source and drain regions on the substrate adjacent to the gate electrode, and a charge trap layer between the floating body and the gate electrode, the method comprising:
-
applying a read drain voltage to the drain region, applying a read source voltage lower than the read drain voltage to the source region; sequentially applying reference voltages to the gate electrode; and outputting multi-bit data of the memory by determining whether or not a drain current flows at one or more of the reference voltages. - View Dependent Claims (15, 16, 17)
-
-
18. A method of reading data in a semiconductor memory device, the semiconductor memory device including a floating body on a substrate, a gate electrode on the floating body and electrically insulated from the floating body, source and drain regions on the substrate adjacent to the gate electrode, and a charge trap layer between the floating body and the gate electrode, the method comprising:
-
applying a read drain voltage to the drain region, applying a read source voltage lower than the read drain voltage to the source region; applying a reference voltage to the gate electrode and determining a least significant bit (LSB) data state of the memory based on whether or not a first drain current flows; applying one of a first read gate voltage to the gate electrode if the LSB is a “
1” and
determining a most significant bit (MSB) data state of the memory by comparing a second drain current that is output when applying the first read gate voltage with a first reference current and a second read gate voltage to the gate electrode if the LSB is a “
0” and
determining the MSB data state of the memory by comparing a third drain current that is output when applying the second read gate voltage with a second reference current. - View Dependent Claims (19, 20)
-
Specification