×

Multi-thread processor and its hardware thread scheduling method

  • US 20100083267A1
  • Filed: 09/28/2009
  • Published: 04/01/2010
  • Est. Priority Date: 09/30/2008
  • Status: Active Grant
First Claim
Patent Images

1. A multi-thread processor comprising:

  • a plurality of hardware threads each of which generates an independent instruction flow;

    a first thread scheduler that outputs a first thread selection signal, the first thread selection signal designating a hardware thread to be executed in a next execution cycle among the plurality of hardware threads according to a priority rank, the priority rank being established in advance for each of the plurality of hardware threads;

    a first selector that selects one of the plurality of hardware threads according to the first thread selection signal and outputs an instruction generated by the selected hardware thread; and

    an execution pipeline that executes an instruction output from the first selector,wherein whenever the hardware thread is executed in the execution pipeline, the first scheduler updates the priority rank for the executed hardware thread and outputs the first thread selection signal in accordance with the updated priority rank.

View all claims
  • 3 Assignments
Timeline View
Assignment View
    ×
    ×