×

Flash memory system and designing method of flash translation layer thereof

  • US 20100100667A1
  • Filed: 10/07/2009
  • Published: 04/22/2010
  • Est. Priority Date: 10/16/2008
  • Status: Active Grant
First Claim
Patent Images

1. A method of designing a flash translation layer, the method comprising:

  • receiving a logical address according to an external request; and

    mapping a physical address that corresponds to the logical address,wherein the mapping manages continuous logical addresses and physical addresses corresponding to the logical addresses as one mapping unit.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×