VARIABLE RESISTIVE MEMORY PUNCHTHROUGH ACCESS METHOD
First Claim
Patent Images
1. A method comprising:
- switching a variable resistive data cell from a high resistance state to a low resistance state by passing a write current through the variable resistive data cell in a first direction, the write current provided by a transistor being electrically coupled to the variable resistive data cell and a source line, the write current passing through the transistor in punchthrough mode; and
switching the variable resistive data cell from a low resistance state to a high resistance state by passing a write current through the variable resistive data cell in a second direction opposing the first direction, the write current provided by the transistor, the write current passing through the transistor in punchthrough mode.
5 Assignments
0 Petitions
Accused Products
Abstract
Variable resistive punchthrough access methods are described. The methods include switching a variable resistive data cell from a high resistance state to a low resistance state by passing a write current through the magnetic tunnel junction data cell in a first direction. The write current is provided by a transistor being electrically coupled to the variable resistive data cell and a source line. The write current passes through the transistor in punchthrough mode.
-
Citations
20 Claims
-
1. A method comprising:
-
switching a variable resistive data cell from a high resistance state to a low resistance state by passing a write current through the variable resistive data cell in a first direction, the write current provided by a transistor being electrically coupled to the variable resistive data cell and a source line, the write current passing through the transistor in punchthrough mode; and switching the variable resistive data cell from a low resistance state to a high resistance state by passing a write current through the variable resistive data cell in a second direction opposing the first direction, the write current provided by the transistor, the write current passing through the transistor in punchthrough mode. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
-
-
9. A method comprising:
-
precharging a plurality of bit lines and a plurality of source lines to a precharge voltage being less than a punchthrough voltage of a transistor, the plurality of source lines intersecting with the plurality of bit lines and forming a cross-point array, and a memory unit adjacent to at least selected cross-points of the cross-point array, the memory unit comprising a variable resistive data cell and the transistor, the transistor is electrically connected between the variable resistive data cell and one of the plurality of source lines; and writing a first data state to one or more variable resistive data cells along a selected bit line by applying the punchthrough voltage across the selected bit line and one or more selected source lines to pass a first data state write current through the transistor by merging a source depletion region and a drain depletion region in the transistor substrate in punchthrough mode. - View Dependent Claims (10, 11, 12, 13, 14, 15, 16, 17)
-
-
18. A method comprising:
-
applying a punchthrough voltage across a first bit line and a source line to form a write current to switch a first variable resistive data cell from a high resistance state to a low resistance state, the write current passing through a first transistor being electrically coupled to the first variable resistive data cell and the first bit line, the write current passing through the transistor in punchthrough mode; activating a common transistor to allow the write current to pass through the common transistor, the common transistor electrically coupled to the source line and the first variable resistive data cell, the common transistor electrically coupled to a second variable resistive data cell, the second variable resistive data cell electrically coupled to a second bit line via a second transistor. - View Dependent Claims (19, 20)
-
Specification