×

Method for Specifying and Validating Untimed Nets

  • US 20100115482A1
  • Filed: 11/05/2008
  • Published: 05/06/2010
  • Est. Priority Date: 11/05/2008
  • Status: Active Grant
First Claim
Patent Images

1. A method of modeling an integrated circuit design, an integrated circuit having the integrated circuit design being operable to perform intended functions, said method comprising:

  • creating a register transfer level design of the integrated circuit, the register transfer level design including an untimed net; and

    associating a timing parameter to the untimed net.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×