Synchronization Controller For Multiple Multi-Threaded Processors
First Claim
1. A gated-storage system comprising:
- a plurality of control interfaces, each control interface operatively connected externally to a respective one of a plurality of multi-threaded processors each having at least one thread context running at least one active thread so that a plurality of said thread contexts are running on said multithreaded processors;
a memory operatively connected to a system-level inter-thread communications unit and shared between the multithreaded processors, wherein said thread contexts request access to said memory by communicating a plurality of access requests over said control interfaces, said access requests originating from any of said thread contexts within any of said multithreaded processors;
a single request storage shared by the multithreaded processors; and
a controller adapted to store said access requests in said request storage.
1 Assignment
0 Petitions
Accused Products
Abstract
A gated-storage system including multiple control interfaces, each control interface operatively connected externally to respective multithreaded processors. The multithreaded processors each have a thread context running an active thread so that multiple thread contexts are running on the multithreaded processors. A memory is connected to a system-level inter-thread communications unit and shared between the multithreaded processors. The thread contexts request access to the memory by communicating multiple access requests over the control interfaces. The access requests are from any of the thread contexts within any of the multithreaded processors. A single request storage is shared by the multithreaded processors. A controller stores the access requests in the single request storage within a single clock cycle.
-
Citations
16 Claims
-
1. A gated-storage system comprising:
-
a plurality of control interfaces, each control interface operatively connected externally to a respective one of a plurality of multi-threaded processors each having at least one thread context running at least one active thread so that a plurality of said thread contexts are running on said multithreaded processors; a memory operatively connected to a system-level inter-thread communications unit and shared between the multithreaded processors, wherein said thread contexts request access to said memory by communicating a plurality of access requests over said control interfaces, said access requests originating from any of said thread contexts within any of said multithreaded processors; a single request storage shared by the multithreaded processors; and a controller adapted to store said access requests in said request storage. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
-
10. In a gated-storage system including a plurality of control interfaces operatively attached externally to a respective one of a plurality of multithreaded processors and a gated memory operatively connected to a system-level inter-thread communications unit and shared between the multithreaded processors, a method for synchronization of data comprising:
-
running at least one active thread in each of the multithreaded processors by a plurality of thread contexts on the multithreaded processors; requesting access to the gated memory by communicating a plurality of access requests over said control interfaces, said access requests originating from any said thread contexts within any of the multithreaded processors; sharing a single request storage by the multithreaded processors; and storing all access requests from the multithreaded processors in said single request storage. - View Dependent Claims (11, 12, 13, 14, 15)
-
-
16. A system comprising:
-
a plurality of multi-threaded processors, each multi-threaded processor configured to have at least one thread context running at least one active thread; a system-level inter-thread communications unit that includes a plurality of control interfaces, each control interface operatively connecting to a respective one of the plurality of multi-threaded processors, a gated memory operatively connecting to the system-level inter-thread communications unit, and shared by the multithreaded processors, wherein the thread contexts request access to said gated memory by communicating a plurality of access requests over said control interfaces, said access requests originating from any of said thread contexts within any of said multithreaded processors; a single request storage operatively connected to the control interfaces; and a controller adapted to store said access requests in said single request storage.
-
Specification