×

FALSE LOCK DETECTION FOR PHYSICAL LAYER FRAME SYNCHRONIZATION

  • US 20100150054A1
  • Filed: 06/17/2009
  • Published: 06/17/2010
  • Est. Priority Date: 12/17/2008
  • Status: Active Grant
First Claim
Patent Images

1. A terminal to process a plurality of physical layer frames of a received wireless signal, the terminal comprising:

  • a receiver module configured to receive a wireless signal comprising a plurality of physical layer frames;

    a physical layer frame synchronization module, communicatively coupled with the receiver module, and configured to identify one or more start of frame locations for the plurality of physical layer frames to achieve frame synchronization;

    a physical layer header decoder module, communicatively coupled with the physical layer frame synchronization module, and configured to decode at least a portion of a physical layer header of a selected one of the plurality physical layer frames according to a first decoding technique to identify signaling information attributable to a payload of the selected frame; and

    an error identification module, communicatively coupled with the physical layer header decoder module, and configured to;

    decode at least the portion of the physical layer header according to a second decoding technique;

    compare results from the first technique to results of the second technique; and

    generate an error value when the compared results do not match.

View all claims
  • 5 Assignments
Timeline View
Assignment View
    ×
    ×