DECODING APPARATUS AND CONTROL METHOD THEREOF
First Claim
1. A decoding apparatus for decoding coded data generated by executing variable length coding to have a pixel block including a plurality of pixels (the number of pixels N) as a unit,wherein letting P (bits) be a code size of the pixel block, T (pixels/clock cycle) be a target throughput, x (bits/clock cycle) be a code size to be processed per clock cycle, and y (pixels/clock cycle) be the number of pixels to be processed per clock cycle, at least either of:
-
x≧
(P/N)×
T
and
y≧
Tis satisfied.
1 Assignment
0 Petitions
Accused Products
Abstract
The invention provides a decoding apparatus which guarantees a decoding speed of a predetermined unit. To this end, the decoding apparatus includes a shifter which detects a start bit of a codeword from coded data, a table which stores decode values of a plurality of symbol data at one address, a table which is used to store a shift amount of the shifter, a table which generates a data length of the decode values of the plurality of symbol data, a decoder which is used to generate an address of the first table from the coded data, a decoder which is used to generate an address of the second and third tables from the coded data, and a packer which couples or separates the decoded values of the plurality of symbol data to data for the predetermined fixed number of bits.
20 Citations
16 Claims
-
1. A decoding apparatus for decoding coded data generated by executing variable length coding to have a pixel block including a plurality of pixels (the number of pixels N) as a unit,
wherein letting P (bits) be a code size of the pixel block, T (pixels/clock cycle) be a target throughput, x (bits/clock cycle) be a code size to be processed per clock cycle, and y (pixels/clock cycle) be the number of pixels to be processed per clock cycle, at least either of: -
x≧
(P/N)×
T
and
y≧
Tis satisfied. - View Dependent Claims (2, 3, 5)
-
-
4. A method of controlling a decoding apparatus for decoding coded data generated by executing variable length coding to have a pixel block including a plurality of pixels as a unit,
wherein letting P (bits) be a code size of the pixel block, T (pixels/clock cycle) be a target throughput, x (bits/clock cycle) be a code size to be processed per clock cycle, and y (pixels/clock cycle) be the number of pixels to be processed per clock cycle, at least either of: -
x≧
(P/N)×
T
and
y≧
Tis satisfied.
-
-
6. A decoding apparatus for decoding coded data, which is generated by variable length coding, and outputting a plurality of pixel data, comprising:
-
a shifter which detects a start bit of a codeword from coded data; a first table which stores decode values of a plurality of symbol data at one address; a second table which stores a shift amount of said shifter; a third table which is used to generate a data length of the plurality of symbol data; a first decoder which is used to generate an address of said first table from the coded data; a second decoder which is used to generate an address of said second and third tables from the coded data; and an output unit which is used to couple or separate the decoded values of the plurality of symbol data to data for the predetermined fixed number of bits. - View Dependent Claims (7, 8, 9, 10, 11, 12, 13, 14)
-
-
15. A method of controlling a decoding apparatus for decoding coded data, which is generated by variable length coding, and outputting a plurality of pixel data, comprising:
-
in order to decode coded data, which is generated by variable length coding, and to output a plurality of pixel data, a first table which stores decode values of a plurality of symbol data at one address; a second table which stores a shift amount of a shifter; and a third table which is used to generate a data length of the plurality of symbol data, the method comprising; the shift step of detecting a start bit of a codeword from coded data; the first decode step of generating an address of the first table from the coded data; the second decode step of generating an address of said second and third tables from the coded data; and the output step of coupling or separating the decoded values of the plurality of symbol data to data for the predetermined fixed number of bits. - View Dependent Claims (16)
-
Specification