WIRELESS COMMUNICATION APPARATUS AND MAPPING METHOD
First Claim
1. A radio communication apparatus comprising:
- a division section that divides a bit sequence, in which known bits are inserted, into a plurality of code blocks; and
a mapping section that maps the plurality of code blocks in order from a code block with a smallest number of known bits, in order from a head of physical channel resources.
1 Assignment
0 Petitions
Accused Products
Abstract
A wireless communication apparatus wherein the power consumption can be reduced. In this apparatus, a code block dividing part (101) divides a transport block, in which filler bits have been inserted, into a plurality of code blocks. A mapping control part (107) controls, based on both scheduling information, which is received from a scheduler (not shown) and indicative of physical channel resources to be used for code block transmission, and the number of filler bits which is received from the code block dividing part (101), the plurality of code blocks so that they will be mapped to the respective physical channel resources in such an order that a respective code block having a less number of filler bits will be mapped to a respective more forward physical channel resource. A mapping part (108) then maps, based on mapping information received from the mapping control part (107), data symbols, which are received from the modulating parts (106) of the respective ones of code block processing parts (102-1 to 102-C), to the physical channel resources.
51 Citations
14 Claims
-
1. A radio communication apparatus comprising:
-
a division section that divides a bit sequence, in which known bits are inserted, into a plurality of code blocks; and a mapping section that maps the plurality of code blocks in order from a code block with a smallest number of known bits, in order from a head of physical channel resources. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13)
-
-
14. A mapping method comprising mapping a plurality of code blocks generated by dividing a bit sequence in which known bits are inserted, in order from a code block with a smallest number of known bits or from a code block showing a poorest error rate performance, in order from a head of physical channel resources.
Specification