Highly Integrated Media Access Control
First Claim
1. An apparatus to process an egress signal within a media access controller integrated circuit (MAC IC), comprising:
- an egress postprocessor configured to process a frame of data, the egress postprocessor comprises;
a header postprocessor configured to deconcatenate a header from the frame of data,a payload header suppression/expansion (PHS) processor configured to expand a payload header suppressed packet from the header based upon one or more PHS rules to provide an expanded frame of data.
7 Assignments
0 Petitions
Accused Products
Abstract
A supervisory communications device, such as a headend device within a communications network, monitors and controls communications with a plurality of remote communications devices throughout a widely distributed network. The supervisory device allocates bandwidth on the upstream channels by sending MAP messages over its downstream channel. A highly integrated media access controller integrated circuit (MAC IC) operates within the headend to provide lower level processing on signals exchanged with the remote devices. The enhanced functionality of the MAC IC relieves the processing burden on the headend CPU and increases packet throughput. The enhanced functionality includes header suppression and expansion, DES encryption and decryption, fragment reassembly, concatenation, and DMA operations
-
Citations
20 Claims
-
1. An apparatus to process an egress signal within a media access controller integrated circuit (MAC IC), comprising:
an egress postprocessor configured to process a frame of data, the egress postprocessor comprises; a header postprocessor configured to deconcatenate a header from the frame of data, a payload header suppression/expansion (PHS) processor configured to expand a payload header suppressed packet from the header based upon one or more PHS rules to provide an expanded frame of data. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10)
-
11. A method for processing an egress signal within a media access controller integrated circuit (MAC IC), comprising:
-
(a) deconcatenating, by a header postprocessor, a header from a frame of data; and (b) expanding, by a payload header suppression/expansion (PHS) processor, a payload header suppressed packet from the header based upon one or more PHS rules to provide an expanded frame of data. - View Dependent Claims (12, 13, 14, 15, 16, 17, 18, 19, 20)
-
Specification