MEMORY CIRCUIT ARRANGEMENT AND METHOD FOR THE PRODUCTION THEREOF
First Claim
1. A method for producing an integrated circuit arrangement, in which the following steps are performed without any restriction by the order specified:
- fabricating an integrated memory cell array on a memory cell array substrate using a first sequence of method steps;
fabricating an integrated logic circuit that provide basic functions of the memory cell array on a logic circuit substrate, which is separate from the memory cell substrate, using a second sequence of method steps, which differs from the first sequence;
arranging the integrated memory cell array and the integrated logic circuit to form a memory circuit arrangement, wherein a main area of the integrated memory cell array and a main area of the integrated logic circuit lie in two planes parallel to one another and overlapping one another in a direction normal to the main area;
wherein the logic circuit includes at least one of;
a control circuit contained in the memory circuit, the control circuit controlling sequences when at least one of reading, writing or reading and writing content of a memory cell of the memory cell array, ora decoding circuit contained in the memory circuit, the decoding circuit selects, in a manner dependent on an address datum, a word line or a bit line connected to a plurality of memory cells of the memory cell array.
0 Assignments
0 Petitions
Accused Products
Abstract
A memory circuit arrangement and fabrication method thereof are presented in which the parts of the memory circuit arrangement are situated on two different substrates. An integrated memory cell array is situated on one substrate. An integrated control circuit that controls access to the memory cells is situated on the other (logic circuit) substrate. The control circuit controls sequences when reading, writing or erasing content of a memory cell. The logic circuit substrate also contains a CPU and encryption coprocessor. The memory circuit contains a sense amplifier, with the aid of which the memory state of a memory cell can be determined, and a decoding circuit that selects a word or bit line.
378 Citations
5 Claims
-
1. A method for producing an integrated circuit arrangement, in which the following steps are performed without any restriction by the order specified:
-
fabricating an integrated memory cell array on a memory cell array substrate using a first sequence of method steps; fabricating an integrated logic circuit that provide basic functions of the memory cell array on a logic circuit substrate, which is separate from the memory cell substrate, using a second sequence of method steps, which differs from the first sequence; arranging the integrated memory cell array and the integrated logic circuit to form a memory circuit arrangement, wherein a main area of the integrated memory cell array and a main area of the integrated logic circuit lie in two planes parallel to one another and overlapping one another in a direction normal to the main area; wherein the logic circuit includes at least one of; a control circuit contained in the memory circuit, the control circuit controlling sequences when at least one of reading, writing or reading and writing content of a memory cell of the memory cell array, or a decoding circuit contained in the memory circuit, the decoding circuit selects, in a manner dependent on an address datum, a word line or a bit line connected to a plurality of memory cells of the memory cell array. - View Dependent Claims (2, 3, 4, 5)
-
Specification