Continuity testing apparatus and continuity testing method including open/short detection circuit
First Claim
1. A continuity testing apparatus for testing a condition of continuity between a semiconductor device and a mounting substrate on which the semiconductor device is mounted, the apparatus comprising:
- an open/short detection circuit provided for each of to-be-tested terminals, and configured to determine presence or absence of at least any one of an open-circuit failure and a short-circuit failure in the to-be-tested terminal,wherein a detected result of the open/short detection circuit is generated based on a condition of continuity of the to-be-tested terminal connected to the open/short detection circuit and a detected result from an open/short detection circuit in a preceding stage, and the generated detected result is outputted to an open/short detection circuit in a succeeding stage, and the condition of continuity is determined based on an output from an open/short detection circuit in a last stage.
2 Assignments
0 Petitions
Accused Products
Abstract
A continuity testing apparatus includes open/short detection circuits provided for to-be-tested terminals, respectively and configured to determine the presence or absence of at least any one of an open-circuit failure and a short-circuit failure in to-be-tested terminals. Then, the continuity testing apparatus generates detected results of the open/short detection circuits based on the condition of continuity of the to-be-tested terminals having connections to the open/short detection circuits and the detected results from the open/short detection circuits in the preceding stages, and outputs the generated detected results to the open/short detection circuits in the succeeding stages. Further, the continuity testing apparatus determines the condition of continuity based on the output from the open/short detection circuit in the last stage.
-
Citations
15 Claims
-
1. A continuity testing apparatus for testing a condition of continuity between a semiconductor device and a mounting substrate on which the semiconductor device is mounted, the apparatus comprising:
-
an open/short detection circuit provided for each of to-be-tested terminals, and configured to determine presence or absence of at least any one of an open-circuit failure and a short-circuit failure in the to-be-tested terminal, wherein a detected result of the open/short detection circuit is generated based on a condition of continuity of the to-be-tested terminal connected to the open/short detection circuit and a detected result from an open/short detection circuit in a preceding stage, and the generated detected result is outputted to an open/short detection circuit in a succeeding stage, and the condition of continuity is determined based on an output from an open/short detection circuit in a last stage. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11)
-
-
12. A continuity testing method for testing a condition of continuity between a semiconductor device and a mounting substrate on which the semiconductor device is mounted, the method using an open/short detection circuit provided for each of to-be-tested terminals and configured to determine presence or absence of at least any one of an open-circuit failure and a short-circuit failure in the to-be-tested terminal, the method comprising:
-
generating a detected result of the open/short detection circuit based on a condition of continuity of the to-be-tested terminal connected to the open/short detection circuit and a detected result from an open/short detection circuit in a preceding stage, and outputting the generated detected result to an open/short detection circuit in a succeeding stage; and determining the condition of continuity based on an output from an open/short detection circuit in a last stage. - View Dependent Claims (13, 14)
-
-
15. A continuity testing apparatus, comprising:
-
a first terminal which transfers a first data to an internal circuit; a second terminal which transfers a second data to the internal circuit; a data-in terminal which receives a data-in signal; a first open detection circuit which is responsive to a first mode signal, the data-in signal, the first data, a first power source potential and a second power source potential, to output first and second control signals; a second open detection circuit which is responsive to the first mode signal, the data-in signal, the second data, a third control signal corresponding to the first control signal, and a fourth control signal corresponding to the second control signal; a first gate which is responsive to the first mode signal to transfer the third control signal; a second gate which is responsive to the first mode signal to transfer the fourth control signal; a first inverter which receives the third control signal output from the first gate to produce an inverted third control signal; a first short detection circuit which is responsive to a second mode signal, the first data, and the first and second power source potentials, to output fifth to seventh control signals; a second short detection circuit which is responsive to the second mode signal, the second data, and eighth to tenth control signals corresponding to the fifth to seventh control signals, respectively, to output an eleventh control signal; a third gate which is responsive to the second mode signal to transfer the eleventh control signal; a second inverter which receives the eleventh control signal output from the third gate to produce an inverted eleventh control signal; and a data-out terminal which receives the inverted third control signal, the fourth control signal and the inverted eleventh control signal.
-
Specification