Hardware implemented pixel level digital filter and processing of electromagnetic signals
First Claim
Patent Images
1. An apparatus for performing digital video processing of electromagnetic waves in IR spectra;
- a sequence of raster input pixel signals, each respective raster input pixel having, an n-tuple set of values of electromagnetic waves intensities from a video camera or sensors to signify n-tuple intensity identification of a pixel, the n-tuple (hereafter called channels) set is derived from adjacent or separate bands (or sub-bands) representing a channel of electromagnetic wave intensities;
that is processed for equipment radiometric corrections (calibration), adverse environmental (element or substance) calibrations, and detection;
wherein data intensities representing a set of addresses input to plurality of “
n”
memories;
each memory address corresponding to a set of pre-loaded memory data to represent equipment radiometric corrected data and calibrated data due to adverse environment conditions.
0 Assignments
0 Petitions
Accused Products
Abstract
An apparatus for performing digital video processing of electromagnetic waves in IR or other electromagnetic waves spectra; derived from adjacent or separate bands (or sub-bands) representing a channel of electromagnetic wave intensities; that is processed for equipment radiometric corrections (calibration), adverse environmental elements or substance calibrations, channel filtering in real time and dynamic pixel to pixel time.
30 Citations
13 Claims
-
1. An apparatus for performing digital video processing of electromagnetic waves in IR spectra;
- a sequence of raster input pixel signals, each respective raster input pixel having, an n-tuple set of values of electromagnetic waves intensities from a video camera or sensors to signify n-tuple intensity identification of a pixel, the n-tuple (hereafter called channels) set is derived from adjacent or separate bands (or sub-bands) representing a channel of electromagnetic wave intensities;
that is processed for equipment radiometric corrections (calibration), adverse environmental (element or substance) calibrations, and detection;
wherein data intensities representing a set of addresses input to plurality of “
n”
memories;
each memory address corresponding to a set of pre-loaded memory data to represent equipment radiometric corrected data and calibrated data due to adverse environment conditions. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 11, 12, 13)
- a sequence of raster input pixel signals, each respective raster input pixel having, an n-tuple set of values of electromagnetic waves intensities from a video camera or sensors to signify n-tuple intensity identification of a pixel, the n-tuple (hereafter called channels) set is derived from adjacent or separate bands (or sub-bands) representing a channel of electromagnetic wave intensities;
-
10. An apparatus to generate memory address to a large memory system and memory banks in which the source of address generation is plurality of “
- n”
registers, each register is set to different variable values of n(1), n(2), n(3), to n(x), wherein x denotes the length of each register, the apparatus consisting of the following;a) plurality of “
n”
registers, each register receiving its data from different sources, of sensors or CPU;b) a memory based address lookup table, coupled to the registers, to translate variable data into a fixed memory address; the memory based lookup table, is either a PROM or a Random Access Memory, wherein the contents of the RAM is set by a register or CPU, to address lookup table generates memory bank address, and memory address; the address lookup table provides a translation from all the various levels of strength (quotient), to an absolute memory bank address value, within a memory bank; an address lookup table provides a translation from a set of pre assigned variable levels of strength and direct inputs from the computer address latch, to an absolute memory bank address value, for selecting a memory bank; c) a set of memory banks addressed by the selected registers or memory address lookup table;
each bank consisting of a sub-bank memory selector, Data Memory Selector and instruction memories;instruction memories preloaded with application instruction relevant to the register settings and feedback instruction registers; Instructions fed to the CPU through a FIFO to execute specific instructions related to register settings;
each instruction containing executable instructions, a feedback (to the registers) data, and a number relating to the instruction bytes to be followed;d) A CPU receiving information specified in the above through a FIFO for necessary executions with an option to load feedback instruction either before or after the execution of instructions. e) a feedback generator
- n”
Specification