×

LOAD REQUEST SCHEDULING IN A CACHE HIERARCHY

  • US 20100268882A1
  • Filed: 04/15/2009
  • Published: 10/21/2010
  • Est. Priority Date: 04/15/2009
  • Status: Active Grant
First Claim
Patent Images

1. A method of data processing in a processing unit, including a processor core, an upper level cache memory, and a lower level cache memory, the method comprising:

  • in response to receiving a load-type request issued of the processor core at the lower level cache memory, allocating an entry among a plurality of entries in a request queue of the lower level cache memory to the load-type request;

    detecting contention for one or more resources between the load-type request and another memory access request in the processing unit;

    in response to detecting contention for at least one of the one or more resources, suspending issuance of the load-type request from the entry of the request queue until the contention is resolved; and

    in response to removal of the contention, issuing the load-type request from the request queue for processing by the lower level cache memory.

View all claims
  • 2 Assignments
Timeline View
Assignment View
    ×
    ×