CONTROL SYSTEM AND METHOD FOR MEMORY
First Claim
Patent Images
1. A control system for a plurality of memories, comprising:
- a processor to connect to a basic input and output system (BIOS), to receive an initialization command output from the BIOS when the control system is initialized;
a control chip connected to the processor to receive the initialization command from the processor, wherein the control chip is to connect to a plurality of first memory cards each comprising a plurality of first memories; and
an expansion chip connected to the control chip and to connect to a plurality of second memory cards each comprising a plurality of second memories, wherein the expansion chip receives the initialization command from the control chip in response to the initialization command for the plurality of second memories of the plurality of second memory cards;
wherein the control chip reads corresponding information of the plurality of first memories of the plurality of first memory cards, and sends the information to the processor, in response to the initialization command is to initialize the plurality of first memories of the plurality of first memory cards;
wherein the control chip outputs the initialization command to the expansion chip to control the expansion chip to read corresponding information of the plurality of second memories of the plurality of second memory cards, and to send the information to the BIOS via the control chip and the processor, in response to the initialization command to initialize the plurality of second memories of the plurality of second memory cards.
1 Assignment
0 Petitions
Accused Products
Abstract
A control system for a number of memories includes a processor, a control chip, and an expansion chip. The processor is connected to a basic input and output system and the control chip. The control chip is also connected to a number of first memory cards and the expansion chip. The expansion chip is also connected to a number of second memory cards.
18 Citations
12 Claims
-
1. A control system for a plurality of memories, comprising:
-
a processor to connect to a basic input and output system (BIOS), to receive an initialization command output from the BIOS when the control system is initialized; a control chip connected to the processor to receive the initialization command from the processor, wherein the control chip is to connect to a plurality of first memory cards each comprising a plurality of first memories; and an expansion chip connected to the control chip and to connect to a plurality of second memory cards each comprising a plurality of second memories, wherein the expansion chip receives the initialization command from the control chip in response to the initialization command for the plurality of second memories of the plurality of second memory cards; wherein the control chip reads corresponding information of the plurality of first memories of the plurality of first memory cards, and sends the information to the processor, in response to the initialization command is to initialize the plurality of first memories of the plurality of first memory cards; wherein the control chip outputs the initialization command to the expansion chip to control the expansion chip to read corresponding information of the plurality of second memories of the plurality of second memory cards, and to send the information to the BIOS via the control chip and the processor, in response to the initialization command to initialize the plurality of second memories of the plurality of second memory cards. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
-
-
9. A control method for a plurality of memories, comprising:
-
sending an initialization command from a basic input and output system (BIOS) to a control chip via a processor; determining whether the initialization command is to initialize a plurality of first memories of a plurality of first memory cards connected to the control chip; reading corresponding information from the plurality of first memories of the plurality of first memory cards via the control chip, and sending the information to the BIOS via the processor, in response to that the initialization command is to initialize the plurality of first memories of the plurality of first memory cards; and sending the initialization command to the expansion chip connected to the control chip, and reading corresponding information of a plurality of second memories of a plurality of second memory cards connected to the expansion chip, and sending the information to the BIOS via the control chip and the processor, in response to that the initialization command is to initialize the plurality of second memories of the plurality of second memory cards. - View Dependent Claims (10, 11, 12)
-
Specification